Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-10-17
2006-10-17
Elms, Richard (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S201000, C327S149000, C327S158000
Reexamination Certificate
active
07123540
ABSTRACT:
A semiconductor device having a delay-locked loop includes: a variable delayer that delays a clock signal for a predetermined period of time to generate an internal clock signal; a normal pass that outputs data read from a memory cell outside the semiconductor device in response to the internal clock signal; a replica pass that has a substantial identical time delay to the normal pass and delays the internal clock signal to generate an output signal; and a phase detector that compares a phase of the clock signal with a phase of a predetermined feedback clock signal to control a time delay in the variable delayer. Here, the internal clock signal is output, instead of the output signal from the replica pass, as the predetermined feedback clock signal in a predetermined test mode.
REFERENCES:
patent: 5463337 (1995-10-01), Leonowich
patent: 5923613 (1999-07-01), Tien et al.
patent: 6392456 (2002-05-01), Pyeon et al.
patent: 6400643 (2002-06-01), Setogawa
patent: 6448756 (2002-09-01), Loughmiller
patent: 6570815 (2003-05-01), Kashiwazaki
patent: 6577554 (2003-06-01), Song et al.
patent: 6839301 (2005-01-01), Lin et al.
patent: 6940325 (2005-09-01), Lee
patent: 2002-324398 (2002-11-01), None
patent: 1020010047839 (2001-06-01), None
patent: P2003-0009030 (2003-01-01), None
Elms Richard
Samsung Electronics Co,. Ltd.
Volentine Francos & Whitt
Wendler Eric J.
LandOfFree
Semiconductor device having delay-locked loop and test... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having delay-locked loop and test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having delay-locked loop and test... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3711718