Semiconductor device having an element isolating oxide film and

Details Semiconductor device having an element isolating oxide film and Semiconductor device having an element isolating oxide film and

1998-09-25

2000-03-07

Chaudhuri, Olik

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Recessed oxide by localized oxidation

H01L 2176

Patent

active

060339713

ABSTRACT:
There are provided a semiconductor device, which includes an element isolating oxide film having a good upper flatness, and a method of manufacturing the same. Assuming that t.sub.G represents a thickness of a gate electrode layer 6, a height t.sub.U to an upper surface of a thickest portion of element isolating oxide film 4 from an upper surface of a gate insulating film 5 and an acute angle .theta.i defined between the upper surfaces of element isolating oxide film 4 and gate insulating film are set within ranges expressed by the formula of {.theta.i, t.sub.U .linevert split.0.ltoreq..theta.i.ltoreq.56.6.degree., 0.ltoreq.t.sub.U .ltoreq.0.82t.sub.G }. Thereby, an unetched portion does not remain at an etching step for patterning the gate electrode layer to be formed later. This prevents short-circuit of the gate electrode. Since the element isolating oxide film has the improved flatness, a quantity of overetching in an active region can be reduced at a step of patterning the gate electrode. This prevents shaving of the gate insulating film and the underlying substrate surface.

REFERENCES:
patent: 3886000 (1975-05-01), Bratter et al.
patent: 4111724 (1978-09-01), Ogiue et al.
patent: 4271423 (1981-06-01), Kang
patent: 4539744 (1985-09-01), Burton
patent: 4622096 (1986-11-01), Dil et al.
patent: 4952525 (1990-08-01), van der Plas
patent: 5447885 (1995-09-01), Cho et al.
patent: 5455438 (1995-10-01), Hashimoto et al.
patent: 5508532 (1996-04-01), Teramoto
patent: 5548147 (1996-08-01), Mei
patent: 5554879 (1996-09-01), Poulin
patent: 5641383 (1997-06-01), Jun
patent: 5686346 (1997-11-01), Duane
Patrick Derouz-Dauhphin et al., "Physical and Electrical Characterization of a SILO Isolation Structure", IEEE Transactions on Electron Devices, vol. ED-32, No. 11, Nov. 1985, pp. 2392-2398.
Hong-Hsiang Tsai et al., "An Evaluation of FUROX Isolation Technology for VLSI
MOSFET Fabrication", IEEE Transactions on Electron Devices, vol. 35, No. 3, Mar. 1988, pp. 275-284.
P.A. van der Plas et al., Field Isolation Process for Submission CMOS, VSLI Symposium, 1987, pp. 19-20.

Affiliated with

Also associated with

Rating

Semiconductor device having an element isolating oxide film and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device having an element isolating oxide film and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having an element isolating oxide film and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-362509