Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1992-07-08
1994-10-11
Mintel, William
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257765, 257767, 257771, H01L 2348
Patent
active
053550200
ABSTRACT:
A wiring layer of a semiconductor device having a novel contact structure is disclosed. The semiconductor device includes a semiconductor substrate, an insulating layer having an opening (contact hole or via) and a first conductive layer formed on the insulating layer which completely fills the opening. The first conductive layer does not produce any Si precipitates in a subsequent heat-treating step for filling the opening with the first conductive layer material. The semiconductor device may further include a second conductive layer having a planarized surface on the first conductive layer. This improves subsequent photolithography. An anti-reflective layer may be formed on the second conductive layer for preventing an unwanted reflection during a photo lithography process. The semiconductor device preferably includes a diffusion barrier layer under the first conductive layer and on the semiconductor substrate, on the insulating layer, and on the inner surface of the opening which prevents a reaction between the first conductive layer and the semiconductor substrate or the insulating layer. A method for forming the wiring layer is also disclosed. Providing a semiconductor device with the wiring layer reduces the leakage current by preventing an Al spiking. Since the first conductive layer undergoes a heat-treatment step at a temperature below the melting point, while flowing into the opening and completely filling it with the first conductive layer material, no void is formed in the opening. Good semiconductor device reliability is ensured in spite of the contact hole being less than 1 .mu.m in size and having an aspect ratio greater than 1.0.
REFERENCES:
patent: 4151545 (1979-04-01), Schnepf et al.
patent: 4520554 (1985-06-01), Fisher
patent: 4714951 (1987-12-01), Baudrant et al.
patent: 4910580 (1990-03-01), Kuecher et al.
patent: 4912543 (1990-03-01), Neppl et al.
patent: 4987562 (1991-01-01), Watanabe
patent: 4997518 (1991-03-01), Madokoro
Hong Jeong-in
Lee Sang-in
Park Jong-Ho
Donohoe Charles R.
Mintel William
Potter Roy
Samsung Electronics Co,. Ltd.
Westerlund Robert A.
LandOfFree
Semiconductor device having a multi-layer metal contact does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having a multi-layer metal contact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having a multi-layer metal contact will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1660969