Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2011-03-15
2011-03-15
Kim, Hong (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S171000, C711S172000, C711S173000, C711S105000, C365S230050, C365S230030
Reexamination Certificate
active
07908453
ABSTRACT:
A semiconductor device includes a plurality of memories, a sequencer which outputs configuration information, and a memory reconfiguring circuit which reconfigures the memory area in accordance with the configuration information supplied from the sequencer. Since the memory reconfiguring circuit dynamically changes the allocation of the memories, it is possible to reconfigure the memory configuration and freely change the memory size in accordance with the purpose of use.
REFERENCES:
patent: 4747070 (1988-05-01), Trottier et al.
patent: 5572692 (1996-11-01), Murdoch et al.
patent: 5708597 (1998-01-01), Kelem
patent: 5784699 (1998-07-01), McMahon et al.
patent: 5915265 (1999-06-01), Crocker et al.
patent: 6185654 (2001-02-01), Van Doren
patent: 6201406 (2001-03-01), Iwanczuk et al.
patent: 6279096 (2001-08-01), McCoy et al.
patent: 6373774 (2002-04-01), Ishikawa et al.
patent: 6473845 (2002-10-01), Hornung et al.
patent: 6502161 (2002-12-01), Perego et al.
patent: 6553552 (2003-04-01), Khan et al.
patent: 6643758 (2003-11-01), Furuyama et al.
patent: 6678269 (2004-01-01), Michels et al.
patent: 6691193 (2004-02-01), Wang et al.
patent: 6826674 (2004-11-01), Sato
patent: 6868017 (2005-03-01), Ikeda
patent: 6904514 (2005-06-01), Sato
patent: 7096324 (2006-08-01), May et al.
patent: 2003/0061447 (2003-03-01), Perego et al.
patent: 2003/0061531 (2003-03-01), Fletcher et al.
patent: 2003/0154357 (2003-08-01), Master et al.
patent: 2003/0163769 (2003-08-01), Phelps
patent: 2004/0001296 (2004-01-01), Saito et al.
patent: 2004/0015613 (2004-01-01), Ikeda
patent: 2004/0019756 (2004-01-01), Perego et al.
patent: 2004/0109451 (2004-06-01), Huang et al.
patent: 2004/0221106 (2004-11-01), Perego et al.
patent: 2005/0038550 (2005-02-01), Sato
patent: 2005/0240757 (2005-10-01), Sato
patent: 1 045 307 (2000-10-01), None
patent: 2000163316 (2000-06-01), None
patent: 2001-500682 (2001-01-01), None
patent: 2004-40188 (2004-02-01), None
patent: 2004-127245 (2004-04-01), None
patent: 98/10517 (1998-03-01), None
patent: WO 01/16711 (2001-03-01), None
patent: 02/056180 (2002-07-01), None
patent: WO 03/007155 (2003-01-01), None
Patent Abstracts of Japan: Ikumi Kouichi, “Parallel Processing System”, Japanese Publication No. 1-94469, Publication Date: Apr. 13, 1989.
Patent Abstracts of Japan: Kodaira Takatoshi, “Mechanism and Method for Parallel Calculation”, Japanese Publication No. 5-108586, Publication Date: Apr. 30, 1993.
European Search Report mailed on Feb. 28, 2008 in the corresponding European patent application No. 07119502.8.
Communication from the Japanese Patent Office mailed Sep. 30, 2008 in the corresponding Japanese patent application.
Furukawa Hiroshi
Imafuku Kazuaki
Kasama Ichiro
Kawano Tetsuo
Saito Miyoshi
Fujitsu Semiconductor Limited
Kim Hong
Staas & Halsey , LLP
LandOfFree
Semiconductor device having a dynamically reconfigurable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having a dynamically reconfigurable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having a dynamically reconfigurable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2695330