Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Polycrystalline semiconductor
Reexamination Certificate
2001-10-24
2004-05-18
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Polycrystalline semiconductor
C438S491000, C438S495000, C438S499000, C117S094000
Reexamination Certificate
active
06737339
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention is directed, in general, to a semiconductor device and, more specifically, to a semiconductor device having a doped lattice matching layer, a method of manufacture therefor and an integrated circuit including the same.
BACKGROUND OF THE INVENTION
The advent of the integrated circuit has had a significant impact on various types of communication devices. The integrated circuit has been incorporated into both radio frequency applications and high speed communication network systems. While operation speeds of these communication devices have dramatically increased, the demand for yet faster communication devices continues to rise. Thus, the semiconductor manufacturing industry continually strives to increase the overall speed of the integrated circuit.
One way in which the semiconductor industry has increased the speed of the integrated circuit is to continue to shrink the size of the transistor. Over the last few years, the device size of the transistor has gone from 0.5 &mgr;m to 0.32 &mgr;m to 0.25 &mgr;m and now transistor device sizes are heading to the 0.10 &mgr;m range and below. With each decrease in size, however, the semiconductor industry has faced new challenges.
One of such challenges is that of reducing parasitic capacitance. As transistor geometries shrink, the time delay of signals propagating through the transistor are heavily influenced by the various parasitic capacitances inevitably associated with the structure, when fabricated according to the current state of the art. One of the principal remaining elements of transistor capacitance is the source-drain to substrate capacitance. This junction capacitance, as a function of area, is increasing as the technology advances. This is in part because one of the principal known failure mechanisms of a short channel transistor is controlled through the use of increased well doping. However, increased well doping reduces the diode depletion layer thickness in the well, which increases unit capacitance.
Another challenge is reducing “cross-talk.” As is well known, cross-talk results when electrical noise, created by transistor devices, travels through the capacitive coupling of the substrate and negatively affects the performance of other devices on the chip. Though cross-talk has been a well-known phenomenon, up until recently it was of less concern. However, as a result of the use of multi-gigahertz operating frequencies in today's RF devices, the significance of cross-talk has increased dramatically. In addition, with the increase in packing density and decrease in device size, transistor devices are being manufactured on the same chip and closer and closer together, which increases the relative magnitude of the cross-talk problem. Thus, as a result of the increased packing density and the decreased device sizes, both taken in conjunction with the cross-talk problem, device performance and integration issues are becoming increasingly problematic.
The semiconductor manufacturing industry currently attempts to provide a solution to these problems by positioning a highly doped buried layer between the epitaxial silicon layer and the bulk substrate. However, current manufacturing processes for the highly doped buried layer require the use of a very high dose ion implantation, as well as a high current implanter and very high thermal budget. The use of the very high dose ion implantation generally leads to high stress at the bulk substrate-epitaxial silicon layer interface.
The high stress at the bulk substrate-epitaxial silicon layer interface also results in misfit dislocation formation and defects at interface. The vast differences in dopant concentration and lattice size between the buried layer and the epitaxial silicon layer, generally results in the above identified problems. For example, it is known that adding boron to silicon causes lattice contraction, many times at a rate of 0.014 Angstroms/atomic % boron. The interfacial lattice mismatch may then, in the presence of the high temperatures required to complete the semiconductor device, turns into mobile extended lattice defects.
Accordingly, what is needed in the art is a semiconductor device that experiences many of the benefits associated with using the diffused buried layer, without the aforementioned drawbacks.
SUMMARY OF THE INVENTION
To address the above-discussed deficiencies of the prior art, the present invention provides a semiconductor device and an integrated circuit including the same. The semiconductor device may include a doped buried layer located over a doped substrate and a doped epitaxial layer located over the doped buried layer. The semiconductor device may further include a first doped lattice matching layer located between the doped substrate and the doped buried layer, and a second doped lattice matching layer located between the doped buried layer and the doped epitaxial layer.
The present invention further provides a method of manufacturing a semiconductor device. The method may include forming a first doped lattice matching layer over a doped substrate, creating a doped buried layer over the first doped lattice matching layer, producing a second doped lattice matching layer over the doped buried layer, and placing a doped epitaxial layer over the second doped lattice matching layer. In one advantageous embodiment, the first doped lattice matching layer, doped buried layer, second doped lattice matching layer, and the doped epitaxial layer are formed using a chemical vapor deposition process, all of which may be performed in a single deposition chamber.
The present invention additionally provides an alternative semiconductor device, method of manufacture therefor, and an integrated circuit including the same. The semiconductor device, in one embodiment, may comprise a co-doped germanium buried layer located over a doped substrate, and a doped epitaxial layer located over the co-doped germanium buried layer.
The foregoing has outlined preferred and alternative features of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention.
REFERENCES:
patent: 4378259 (1983-03-01), Hasegawa et al.
Lin Wen
Pearce Charles W.
Agere Systems Inc.
Fourson George
Maldonado Julio J.
LandOfFree
Semiconductor device having a doped lattice matching layer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having a doped lattice matching layer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having a doped lattice matching layer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3187276