Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular power supply distribution means
Reexamination Certificate
2006-05-23
2006-05-23
Nguyen, Cuong (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular power supply distribution means
C257S203000, C257S737000, C257S758000
Reexamination Certificate
active
07049642
ABSTRACT:
In a semiconductor device having a plurality of area sections defined therein, a basic multi-layered wiring arrangement is provided on a semiconductor substrate, and both the substrate and the basic multi-layered wiring arrangement have an internal electronic circuit area section and an I/O area section defined in each of the area sections. A plurality of electronic circuits are produced in the circuit area section, and an I/O buffer is produced in the I/O area section. The I/O buffer is suitably and electrically connected to the internal electronic circuits in the basic arrangement. An external multi-layered wiring arrangement is provided on the basic arrangement, and has a power supply electrode pad, a ground electrode pad, at least one signal electrode pad formed and arranged on a top surface thereof, and a wiring-layout produced therein to establish electrical connections between the I/O buffer and the electrode pads. The wiring-layout includes a plurality of conductive paths for establishing the electrical connection between the I/O buffer and the power supply electrode pad, a plurality of conductive paths for establishing the electrical connection between the I/O buffer and the ground electrode pad, and a conductive path for establishing the electrical connection between the I/O buffer and the signal electrode pad, and all the conductive paths feature the same width as each other.
REFERENCES:
patent: 6-061428 (1994-03-01), None
patent: 2001-060625 (2001-03-01), None
NEC Electronics Corporation
Nguyen Cuong
LandOfFree
Semiconductor device, and wiring-layout design system for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, and wiring-layout design system for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device, and wiring-layout design system for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3603592