Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Reexamination Certificate
2000-02-02
2003-09-09
Cuneo, Kamand (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
C257S686000, C257S723000, C257S778000, C361S735000
Reexamination Certificate
active
06617693
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device having a chip-on-chip structure, and to a semiconductor chip for use in such a semiconductor device.
2. Description of the Prior Art
Conventionally, semiconductor devices having so-called chip-on-chip structures have been proposed that are built by bonding a semiconductor chip to the surface of another semiconductor chip. A typical example is an LSI chip, constituting a gate array, having another LSI chip, constituting a memory, analog-to-digital conversion device (hereafter referred to as an A/D conversion device), or CPU, superposed and thereby mounted thereon.
However, in a semiconductor device having a chip-on-chip structure, it is necessary to design a pair of semiconductor chips that are to be bonded together to have pads in corresponding positions. For this reason, to upgrade an existing system, for example by increasing the capacity of a memory, by increasing the number of conversion bits of an A/D conversion device, or by increasing the number of processing bits of a CPU, it is necessary to renew not only the design of the LSI chip constituting such a device, but also the design of the gate array LSI chip to which it is bonded. That is, there is no choice but to develop and produce a completely new product.
This means that, every time a system is upgraded, a large amount of human energy needs to be expended on system upgrading including the modification of the manufacturing line.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a semiconductor device having a chip-on-chip structure that allows easy production of various types of semiconductor devices as a whole, and to provide a semiconductor chip for use in such a semiconductor device.
To achieve the above object, according to one aspect of the present invention, a semiconductor device has a first semiconductor chip and a second semiconductor chip superposed on and bonded to the surface of the first semiconductor chip. Moreover, in the region on the surface of the first semiconductor chip where the second semiconductor chip is bonded to the first semiconductor chip, chip connection portions are arranged in standardized positions so as to fit a plurality of predetermined types of semiconductor chips, and, on the second semiconductor chip, chip connection portions are arranged in standardized positions so as to fit the chip connection portions arranged on the first semiconductor chip.
In this structure, on the surface of the first semiconductor chip, chip connection portions are arranged in standardized positions, and, on the second semiconductor chip, chip connection portions are arranged in positions that fit the chip connection portions arranged on the first semiconductor chip. Here, the chip connection portions are arranged in standardized positions in the first semiconductor chip so as to fit a plurality of predetermined types of semiconductor chips, and therefore, as long as the chip connection portions are arranged in similar standardized positions on the second semiconductor chip, different types of semiconductor chips can be used as the second semiconductor chip. In this case, the same first semiconductor chip can be used without modifying the design thereof.
Thus, it is possible to bond various types of semiconductor chips as the second semiconductor chip to the surface of the first semiconductor chip. This makes it easy to produce various types of semiconductor devices, as a whole, having a chip-on-chip structure.
According to another aspect of the present invention, a semiconductor chip has, on the surface thereof, a chip bonding region to which one of a plurality of predetermined types of semiconductor chips is bonded. In this chip bonding region, chip connection portions are arranged in standardized positions so as to fit the plurality of predetermined types of semiconductor chips.
In this structure, the chip connection portions are arranged in standardized positions so as to fit a plurality of predetermined types of semiconductor chips. Thus, there is no need to modify the design of this semiconductor chip to connect any of the plurality of types of semiconductor chips to the chip connection portions to produce a semiconductor device having a chip-on-chip structure.
According to still another aspect of the present invention, a semiconductor chip has a plurality of chip connection portions arranged on the surface thereof in positions standardized among a plurality of predetermined types of semiconductor chips.
In this structure, the chip connection portions are arranged in standardized positions so as to fit a plurality of predetermined types of semiconductor chips. Thus, there is no need to modify the design of this semiconductor chip when another semiconductor chip having chip connection portions arranged in standardized positions corresponding thereto is bonded thereto. This makes it easy to produce a plurality of types of semiconductor devices having chip-on-chip structures.
REFERENCES:
patent: 5266912 (1993-11-01), Kledzik
patent: 5608262 (1997-03-01), Degani et al.
patent: 5646828 (1997-07-01), Degani et al.
patent: 5732278 (1998-03-01), Furber et al.
patent: 5760478 (1998-06-01), Bozso et al.
patent: 5834835 (1998-11-01), Maekawa
patent: 5903908 (1999-05-01), Singh et al.
patent: 5949294 (1999-09-01), Kondo et al.
patent: 5959845 (1999-09-01), Faucher
patent: 5977640 (1999-11-01), Bertin et al.
patent: 5994166 (1999-11-01), Akram et al.
patent: 6008530 (1999-12-01), Kano
patent: 6109929 (2000-08-01), Jasper
patent: 6137164 (2000-10-01), Yew et al.
patent: 6147401 (2000-11-01), Solberg
patent: 6150724 (2000-11-01), Wenzel et al.
patent: 6154370 (2000-11-01), Degani et al.
patent: 6160312 (2000-12-01), Raad
patent: 6160715 (2000-12-01), Degani et al.
Hikita Junichi
Mochida Hiroo
Cruz Lourdes
Cuneo Kamand
Rohm & Co., Ltd.
LandOfFree
Semiconductor device and semiconductor chip for use therein does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and semiconductor chip for use therein, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and semiconductor chip for use therein will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3041724