Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-02-05
2009-06-30
Lebentritt, Michael S (Department: 2829)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S653000, C438S674000, C257S762000, C257S774000, C257S760000, C257SE21376, C257SE21171, C257SE21593
Reexamination Certificate
active
07553757
ABSTRACT:
An interlayer insulator includes a first interlayer insulator and a second interlayer insulator formed on the first interlayer insulator and having a property of preventing diffusion of copper. A barrier metal film is formed on an inner wall in the wiring trench except an upper end and operative to prevent copper contained in the Cu wiring from diffusing into the interlayer insulator. The Cu wiring is brought into contact with the second interlayer insulator at the upper end and covered with the barrier metal film at a lower portion below the upper end.
REFERENCES:
patent: 6066559 (2000-05-01), Gonzalez et al.
patent: 6124203 (2000-09-01), Joo et al.
patent: 6433429 (2002-08-01), Stamper
patent: 6686285 (2004-02-01), Miyajima et al.
patent: 6887781 (2005-05-01), Lee et al.
patent: 6964919 (2005-11-01), Kloster et al.
patent: 2001/0004550 (2001-06-01), Passemard
patent: 2003/0157794 (2003-08-01), Agarwala et al.
patent: 2003/0194858 (2003-10-01), Lee et al.
patent: 2004/0046261 (2004-03-01), Ohto et al.
patent: 2004/0161928 (2004-08-01), Arita et al.
patent: 2005/0140012 (2005-06-01), Jung
patent: 2007/0123017 (2007-05-01), Sadjadi et al.
patent: 8-222569 (1996-08-01), None
patent: 09-162288 (1997-06-01), None
patent: 2000-323479 (2000-11-01), None
patent: 2003-7705 (2003-10-01), None
patent: 2005-129808 (2005-05-01), None
Notification of Reason(s) for Refusal, mailed Aug. 26, 2008, from the Japan Patent Office in counterpart Patent Application No. 2006-028053.
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
Lebentritt Michael S
LandOfFree
Semiconductor device and method of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4135874