Active solid-state devices (e.g. – transistors – solid-state diode – Alignment marks
Reexamination Certificate
2004-04-12
2009-06-16
Pert, Evan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Alignment marks
C257SE23179
Reexamination Certificate
active
07547979
ABSTRACT:
Marking lines or patterns are formed among dummy patterns or on a reference plain of a semiconductor device requiring analysis to enable easy location of a point on the semiconductor device.
REFERENCES:
patent: 5854125 (1998-12-01), Harvey
patent: 6506623 (2003-01-01), Teshima et al.
patent: 6603162 (2003-08-01), Uchiyama et al.
patent: 6693357 (2004-02-01), Borst et al.
patent: 2001/0022399 (2001-09-01), Koubuchi et al.
patent: 2002/0061608 (2002-05-01), Kuroda et al.
patent: 2002/0175419 (2002-11-01), Wang et al.
patent: 2003/0044059 (2003-03-01), Chang et al.
patent: 2004/0033689 (2004-02-01), Ho et al.
patent: 2005/0161837 (2005-07-01), Matsui
patent: 0038153 (2001-05-01), None
English Abstract.
Jung Jin Kook
Kim Hark-Moo
F. Chau & Associates LLC
Pert Evan
Samsung Electronics Co,. Ltd.
Sandvik Ben P
LandOfFree
Semiconductor device and method of locating a predetermined... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of locating a predetermined..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of locating a predetermined... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4103017