Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead
Reexamination Certificate
2000-04-04
2003-06-03
Jackson, Jerome (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
C257S738000, C257S780000
Reexamination Certificate
active
06573598
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and a method of fabricating the same, and more particularly, to a semiconductor device which is resin-encapsulated in a semiconductor wafer state and a method of fabricating the semiconductor device. Thus, the invention deals with such a semiconductor device as described above having high reliability for interconnection and a method of fabricating the semiconductor device.
2. Description of the Related Art
Portable equipment have lately come into widespread use at a rapid pace, and this has been accompanied by increasing demands for semiconductor devices mounted therein, which are thinner in thickness, smaller in size, and lighter in weight than conventional ones. Thereupon, a number of packaging technologies have been proposed in order to cope with such demands.
As one of such technologies, a chip size package (referred to hereinafter as CSP) equivalent or substantially equivalent in size to a semiconductor chip with an integrated circuit formed thereon has been developed.
There has been available a conventional CSP wherein a rewiring made of Cu, to be connected to each of electrode pads of a semiconductor chip, is formed, terminals called posts, to be connected to the rewiring, are formed for redisposing the electrode pads, the surface of the semiconductor chip is encapsulated with resin to a height of each of the terminals, and a metallic electrode such as a solder ball etc. is provided at the tip of each of the terminals, exposed out of the resin.
In a method of fabricating the CSP, a polyimide layer is first formed over a semiconductor wafer, a rewiring pattern made of Cu, to be connected to an electrode pad of a plurality of semiconductor chips formed on the semiconductor wafer, is formed, and terminals called posts, to be connected to respective rewirings, are formed, thereby redisposing the electrode pads. Subsequently, the entire surface of the semiconductor wafer with the terminals formed thereon is resin-encapsulated, and after curing of resin, a resin is abraded to the extent that the tips of the respective terminals are exposed. Furthermore, the exposed tip of each of the terminals is provided with a metallic electrode such as a solder ball etc. before dicing the semiconductor wafer into separated pieces for individual semiconductor chips.
However, when a temperature cycle test is repeatedly conducted on such a CSP as described above after it is mounted on a substrate, there arises a possibility of cracks occurring to the metallic electrodes such as the solder balls etc. This is attributable to a large difference in thermal expansivity between the CSP and the substrate, which results in concentration of stress in a bonding portion between the metallic electrode and the post. An alternative cause may be a small area of bonding between the respective metallic electrodes and the respective terminals of the CSP due to a narrow spacing between the terminals, which results in a reduced bonding force between the metallic electrode and the post.
SUMMARY OF THE INVENTION
It is an object of the invention to provide a semiconductor device having high reliability for interconnection and a method of fabricating the semiconductor device.
To this end, the invention provides a semiconductor device comprising a semiconductor chip having a plurality of electrode pads formed on the upper surface thereof, a terminal formed on the upper surface of the semiconductor chip, electrically connected to each of the electrode pads, a resin formed on the upper surface of the semiconductor chip, encapsulating the terminal such that the terminal is exposed out of the resin to the extent of a predetermined height, and an electroconductor formed to be connected to the terminal.
Further, the present invention provides a method of fabricating the semiconductor device comprising a step of forming terminals on a plurality of chips formed on a semiconductor wafer, respectively, each of said terminals being electrically connected to an electrode pad of each of the chips, a step of forming a resin on the upper surface of the semiconductor wafer, on the side of the terminals, so as to encapsulate the terminals, a step of exposing the side wall face of the terminal by removing a portion of the resin on the terminal and around the same, and a step of dicing the semiconductor wafer into separated pieces for the respective chips.
REFERENCES:
patent: 5656863 (1997-08-01), Yasunaga et al.
patent: 5672912 (1997-09-01), Aoki et al.
patent: 5757078 (1998-05-01), Matsuda et al.
patent: 5977641 (1999-11-01), Takahashi et al.
patent: 6011312 (2000-01-01), Nakazawa et al.
patent: 6147413 (2000-11-01), Farnworth
patent: 6181010 (2001-01-01), Nozawa
patent: 6191487 (2001-02-01), Rodenbeck et al.
patent: 6229209 (2001-05-01), Nakamura et al.
patent: 6262473 (2001-07-01), Hashimoto
patent: 6271588 (2001-08-01), Ohuchi
patent: 6281591 (2001-08-01), Nakamura
patent: 6287893 (2001-09-01), Elenius et al.
patent: 6313532 (2001-11-01), Shimoishizaka et al.
patent: 08064725 (1996-03-01), None
patent: 10050772 (1998-02-01), None
patent: 10098045 (1998-04-01), None
patent: 10-359229 (1998-12-01), None
patent: 11-029479 (1999-02-01), None
patent: 11-065157 (1999-11-01), None
“Super CSP: A BGA Type Real Chip Size Package Using a New Encapsulation Method”;Proceeding of the Pan Pacific Microelectronics Symposium;Nikkei Microdevices 1998; p. 164-166 with partial English translation.
“Chip Size Package”; Nikkei Microdevices 1998; p. 49-50 with partial English translation.
Nikkei Electronics 1999; No. 738; p. 174 and 175.
Kobayashi Harufumi
Ohuchi Shinji
Shiraishi Yasushi
Cruz Lourdes
Oki Electric Industry Co, Ltd.
Rabin & Berdo P.C.
LandOfFree
Semiconductor device and method of fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3163135