Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-09
2010-11-02
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C360S323000, C365S226000
Reexamination Certificate
active
07827512
ABSTRACT:
A plurality of internal circuits (11to14) are formed on a semiconductor chip10, and receive different power supply voltages. An ESD protection circuit (15) is connected to the power supply lines (31to34) for the internal circuits (11to14). The area in which the protection circuit (15) is formed is closer to the center of the semiconductor chip (10) than the areas for the internal circuits (11to14). Surge voltages applied to the power supply pads reach the protection circuit before reaching the reaching the internal circuits.
REFERENCES:
patent: 6479869 (2002-11-01), Hiraga
patent: 6535368 (2003-03-01), Andresen et al.
patent: 6920026 (2005-07-01), Chen et al.
patent: 7312517 (2007-12-01), Hirata
patent: 2006/0187733 (2006-08-01), Furuta et al.
patent: 2008/0313591 (2008-12-01), Watanabe
patent: 2000-208718 (2000-07-01), None
patent: 2004-146524 (2004-05-01), None
Oki Semiconductor Co., Ltd.
Rossoshek Helen
Studebaker Donald R.
Studebaker & Brackett PC
LandOfFree
Semiconductor device and method of designing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of designing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of designing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4214946