Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2005-08-02
2005-08-02
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
active
06924173
ABSTRACT:
Disclosed is a semiconductor device10comprising a first semiconductor element11with an arrangement of first element electrodes12, a second semiconductor element13with an arrangement of second element electrodes14, a connection member15electrically connecting together a portion12bof the first element electrodes12and the second element electrodes14, an insulation layer17covering a major surface11aof the first semiconductor element11and a backside surface13bof the second semiconductor element13, a wiring layer22formed on the insulation layer17and electrically connected to the first element electrode portion12bexposed in an opening portion21, and an external electrode23formed, as a portion of the wiring layer22, on the insulation layer17.
REFERENCES:
patent: 5608262 (1997-03-01), Degani et al.
patent: 5869894 (1999-02-01), Degani et al.
patent: 5945741 (1999-08-01), Ohsawa et al.
patent: 5969894 (1999-10-01), Howell et al.
patent: 6084308 (2000-07-01), Kelkar et al.
patent: 6147401 (2000-11-01), Solberg
patent: 6204562 (2001-03-01), Ho et al.
patent: 6225699 (2001-05-01), Ference et al.
patent: 6294839 (2001-09-01), Mess et al.
patent: 6352879 (2002-03-01), Fukui et al.
patent: 6369443 (2002-04-01), Baba
patent: 6414385 (2002-07-01), Huang et al.
patent: 0 991 119 (2000-04-01), None
patent: 10-32307 (1998-02-01), None
patent: 11-54649 (1999-02-01), None
Fujimoto Hiroaki
Kaino Kazuyuki
Kumakawa Takahiro
Nakamura Yoshifumi
Sahara Ryuichi
Fourson George
Matsushita Electric - Industrial Co., Ltd.
Nixon & Peabody LLP
Studebaker Donald R.
LandOfFree
Semiconductor device and method for the fabrication thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method for the fabrication thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method for the fabrication thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3451367