Active solid-state devices (e.g. – transistors – solid-state diode – Heterojunction device – Field effect transistor
Reexamination Certificate
2006-09-14
2011-11-01
Nguyen, Cuong Q (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Heterojunction device
Field effect transistor
C257S288000, C257SE29021, C438S576000, C438S197000
Reexamination Certificate
active
08049251
ABSTRACT:
In a semiconductor film having a heterojunction structure, for example a semiconductor film (11) including a SiGe layer (2) and a Si layer (3) formed on the SiGe layer (2), impurity concentration is controlled in such a manner that the concentration of impurity in the lower, SiGe layer (2) becomes higher than that in the upper, Si layer (3) by exploiting the fact that there is a difference between the SiGe layer (2) and the Si layer (3) in the diffusion coefficient of the impurity. The impurity contained in the semiconductor film11is of the conductivity type opposite to that of the transistor (p-type in the case of an n-type MOS transistor whereas n-type in the case of a p-type MOS transistor). In this way, the mobility in a semiconductor device including a semiconductor film having a heterojunction structure with a compression strain structure is increased, thereby improving the transistor characteristics and reliability of the device.
REFERENCES:
patent: 6271551 (2001-08-01), Schmitz et al.
patent: 6744104 (2004-06-01), Aoki et al.
patent: 6984844 (2006-01-01), Takagi
patent: 7226843 (2007-06-01), Weber et al.
patent: 2002/0097608 (2002-07-01), Skotnicki et al.
patent: 2003/0122203 (2003-07-01), Nishinohara et al.
patent: 2004/0094811 (2004-05-01), Takagi et al.
patent: 2004/0212013 (2004-10-01), Takagi et al.
patent: 2006/0081925 (2006-04-01), Wang et al.
patent: 11-500873 (1999-01-01), None
patent: 2000-150669 (2000-05-01), None
patent: 2002-314089 (2002-10-01), None
patent: 03/063254 (2003-07-01), None
Notification of Transmittal of Translation of the International Preliminary Report on Patentability (Form PCT/IB/338) of International Application No. PCT/JP2004/005309 mailed Oct. 26, 2006 with Forms PCT/IB/373 and PCT/ISA/237.
Kern (Ken) Rim et al., “Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's”, IEEE Transactions of Electron Devices, vol. 47, No. 7, Jul. 2000, pp. 1406-1415.
T. Kawashima et al., “Proposal of N-channel Heterostructure Dynamic Threshold-Voltage MOSFET (HDTMOS) with P-type Doped SiGe Body”, Device Research Conference, 2002, 60thDRC. Conference Digest, Jun. 2002, pp. 51-52.
T. Ernst et al., “Fabrication of a novel strained SiGe:C-channel planar 55nm nMOSFET for High- Performance CMOS”, 2002 Symposium on VLSI Technology Digest of Technical Papers, pp. 92-93.
International Search Report PCT/JP2004/005309 date of mailing Jul. 20, 2004.
Japanese Office Action dated Dec. 14, 2010, issued in corresponding Japanese Patent Application No. 2006-512221.
Fujitsu Semiconductor Limited
Lam Cathy N
Nguyen Cuong Q
Westerman Hattori Daniels & Adrian LLP
LandOfFree
Semiconductor device and method for manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method for manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method for manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4293089