Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Reexamination Certificate
2002-01-23
2004-04-06
Whitehead, Jr., Carl (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
Reexamination Certificate
active
06717180
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a semiconductor device, e.g. a thin-film field-effect transistor (TFT), and also to a method for forming it. TFTs are used in VLSIs, liquid-crystal display drivers, and other devices.
BACKGROUND OF THE INVENTION
Various TFT structures and various methods for fabricating them have been heretofore proposed. A fundamental TFT structure is shown in FIG.
1
. This is called the coplanar type and comprises an insulating substrate
101
on which a semiconductor layer
102
is formed. Where the TFT is required to operate at a high speed, a single-crystal semiconductor or polycrystalline semiconductor is used. Similarly to ordinary insulated-gate semiconductor devices, a source region
103
and a drain region
104
which are doped with a dopant to enhance their conductivity are formed by self-alignment, using a gate electrode
106
as a mask. A channel formation region
105
is formed between the source and drain regions. The whole device is coated with an interlayer insulating film
107
. The source and drain regions are provided with holes to permit formation of a source electrode
108
and a drain electrode
109
. Generally, the depth of the source and drain regions is equal to or less than the thickness of the semiconductor layer
102
. This device is not so designed that the crystallinity of those portions of the semiconductor layer which are close to the gate-insulating film is different from the crystallinity of those portions of the semiconductor layer which are close to the insulating substrate.
In the normal TFT structure shown in
FIG. 1
, the semiconductor layer consisting of a single crystal or polycrystals and showing poor crystallinity is used as the semiconductor layer containing the channel formation region. The semiconductor layer
102
has many defects and, therefore, malfunctions often occur. Slow leakage is a typical example of such malfunction.
That is, where the gate voltage is so low that no channel should be formed, i.e., the gate voltage is lower than the threshold voltage Vth as shown in FIG.
3
(B), the relation of the drain current Id to the gate voltage Vg is given by smooth curve A in FIG.
3
. Under this condition, i.e., the gate voltage is lower than the threshold voltage Vth, a current flows between the source and drain. It follows that it is substantially impossible to control the drain current by the gate voltage. The spontaneously flowing current at voltages lower than the threshold voltage Vth is known as punch-through current.
This punch-through current flows between the source and drain through a passage that is considerably deeper than the channel surface. Therefore, it is possible to control the punch-through current by increasing the resistance of this passage. However, any feasible TFT having this structure has not been proposed.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a semiconductor device which is free of the foregoing problems including slow leakage.
It is another object of the invention to provide a method for forming such a semiconductor device.
A semiconductor device according to the invention has a semiconductor layer consisting of two portions which differ in crystallinity. One portion has a larger carrier mobility and consists of a semiconductor having a higher crystallinity, e.g. a single crystal or polycrystal semiconductor. The other portion has a smaller carrier mobility and consists of a semiconductor having a lower crystallinity, e.g. an amorphous, semi-amorphous, or microcrystalline semiconductor. The higher crystallinity portion is provided close to a gate insulator of the semiconductor device and the lower crystallinity portion is provided distant from the gate insulator. In this structure, for example, only the shallower portion which will become a channel formation region is crystallized. This is considerably effective in preventing slow leakage.
The fabrication of this semiconductor device starts with formation of a semiconductor layer that is not a single crystal. The surface of this semiconductor layer is illuminated with a first laser radiation or other similar intense radiation to change the semiconductor layer into a single crystal or polycrystals. An insulating film which will become a gate-insulating film is formed. A semiconductor coating is formed only on selected portions of the surface of the insulating film to create a gate electrode. Using this gate electrode as a mask, the laminate is illuminated with a second laser radiation or other similar intense radiation having a wavelength longer than that of the first laser radiation or other similar intense radiation to change the laminate into a single crystal or polycrystals except for both gate electrode and portion underlying the gate.
REFERENCES:
patent: 4174217 (1979-11-01), Flatley
patent: 4266986 (1981-05-01), Benton et al.
patent: 4322253 (1982-03-01), Pankove et al.
patent: 4375993 (1983-03-01), Mori et al.
patent: 4420870 (1983-12-01), Kimura
patent: 4472729 (1984-09-01), Shibata et al.
patent: 4482395 (1984-11-01), Hiramoto
patent: 4487635 (1984-12-01), Kugimiya et al.
patent: 4500905 (1985-02-01), Shibata
patent: 4514895 (1985-05-01), Nishimura
patent: 4523370 (1985-06-01), Sullivan et al.
patent: 4570175 (1986-02-01), Miyao et al.
patent: 4619034 (1986-10-01), Janning
patent: 4657628 (1987-04-01), Holloway et al.
patent: 4659392 (1987-04-01), Vasudev
patent: 4698486 (1987-10-01), Sheets
patent: 4706376 (1987-11-01), Yamazaki et al.
patent: 4719183 (1988-01-01), Maekawa
patent: 4727044 (1988-02-01), Yamazaki
patent: 4743567 (1988-05-01), Pandya et al.
patent: 4768076 (1988-08-01), Aoki et al.
patent: 4769338 (1988-09-01), Ovshinsky et al.
patent: 4775641 (1988-10-01), Duffy et al.
patent: 4797044 (1989-01-01), Velasco
patent: 4799097 (1989-01-01), Szluk et al.
patent: 4885258 (1989-12-01), Ishihara et al.
patent: 4888305 (1989-12-01), Yamazaki et al.
patent: 4894699 (1990-01-01), Hayashi et al.
patent: 4902637 (1990-02-01), Kondou et al.
patent: 4916504 (1990-04-01), Nakahara
patent: 4918510 (1990-04-01), Pfiester
patent: 4959700 (1990-09-01), Yamazaki
patent: 5034797 (1991-07-01), Yamanaka et al.
patent: 5095347 (1992-03-01), Kirsch
patent: 5101255 (1992-03-01), Ishioka et al.
patent: 5162239 (1992-11-01), Winer et al.
patent: 5213991 (1993-05-01), Inokawa et al.
patent: 5236850 (1993-08-01), Zhang
patent: 5247191 (1993-09-01), Yamazaki et al.
patent: 5264383 (1993-11-01), Young
patent: 5278093 (1994-01-01), Yonehara
patent: 5313076 (1994-05-01), Yamazaki et al.
patent: 5350933 (1994-09-01), Yoshihara
patent: 5365080 (1994-11-01), Yamazaki et al.
patent: 5440150 (1995-08-01), Burns et al.
patent: 5514895 (1996-05-01), Kikushima et al.
patent: 5619044 (1997-04-01), Makita et al.
patent: 5930608 (1999-07-01), Yamazaki et al.
patent: 5962869 (1999-10-01), Yamazaki et al.
patent: 36 36 221 (1988-04-01), None
patent: 0 171 509 (1986-02-01), None
patent: 0 301 463 (1989-02-01), None
patent: 0 331 811 (1989-09-01), None
patent: 0 459 836 (1991-12-01), None
patent: 55-008026 (1980-01-01), None
patent: 57-85262 (1982-05-01), None
patent: 58-14524 (1983-01-01), None
patent: 58-164267 (1983-09-01), None
patent: 60-109282 (1985-06-01), None
patent: 60-245172 (1985-12-01), None
patent: 61-135110 (1986-06-01), None
patent: 62-035571 (1987-02-01), None
patent: 62-039067 (1987-02-01), None
patent: 62-254458 (1987-11-01), None
patent: 62-254467 (1987-11-01), None
patent: 63-200572 (1988-08-01), None
patent: 63-250178 (1988-10-01), None
patent: 63-292682 (1988-11-01), None
patent: 02-130912 (1990-05-01), None
patent: 02-228043 (1990-09-01), None
patent: 2-272750 (1990-11-01), None
Application Ser. No. 08/089,650.
K. Sera et al., “High Performance TFT's Fabricated by XeCl Excimer Laser Annealing of Hydrogenated Amorphous-Silicon Film”, 8093 Transactions on Electron Devices, vol. 36, No. 12, Dec. 1989, pp. 2868-2872, New York, US.
S. Wolf et al.,Silicon Processing for the VLSI Era Volume 1: Process Technology, Lattice Press, Sunset Beach, California, (1986) pp. 175, 178-1
Takemura Yasuhiko
Yamazaki Shunpei
Dolan Jennifer M
Jr. Carl Whitehead
Robinson Eric J.
Robinson Intellectual Property Law Office P.C.
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Semiconductor device and method for forming the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method for forming the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method for forming the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3259042