Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-03-07
2002-06-04
Wojciechowicz, Edward (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S371000, C257S374000, C257S376000, C257S377000, C257S378000
Reexamination Certificate
active
06399993
ABSTRACT:
TECHNICAL FIELD
The present invention relates to a method for fabricating a BiCMOS device: and a structure thereof, and more particularly relates to a BiCMOS device, in which a base layer is formed for a bipolar transistor by a selective epitaxial growth technique.
BACKGROUND ART
A bipolar transistor has been used as a circuit element with high-speed and high-current characteristics. Particularly, a type of high-performance bipolar transistor is called a “self-aligned base transistor”, an example of which is disclosed in U.S. Pat. No. 4,319,932. According to a technique disclosed in this patent, by implanting a dopant through an implantation window, raised sub-collector, intrinsic base and emitter layers are formed.
Also, a technique of forming a heterojunction for enhancing the performance of a bipolar transistor is known. To form a heterojunction in a transistor with a silicon substrate for that purpose, a technique of using a material with a bandgap wider than that of Si for a base layer (e.g., GaP, SiC or amorphous Si grown on a base layer) and a technique of using a material with a narrow bandgap (e.g., SiGe compound semiconductor for a base; see Japanese Laid-Open Publication No. 6-77245) have been developed. Particularly, as a method for fabricating a bipolar transistor including a precisely controlled base layer by selective epitaxial growth, a method disclosed in Japanese Laid-Open Publication No. 8-83805, for example, is known. In this method, a silicon dioxide film with a thickness of about 140 nm as an insulator, and a polysilicon film for base extended electrode are stacked and then part of the polysilicon film, in which an emitter will be formed, is removed to form an opening. Then, part of the silicon dioxide film exposed on the bottom of the opening is isotropically etched to expose part of a silicon substrate and then a silicon film to be connected to crystalline silicon for a base and the polysilicon film for a base extended electrode is deposited on the part of the silicon substrate exposed inside the opening. A main object of this method is to reduce a junction leakage around a base layer and is also characterized in that the structure of a transistor can be downsized and parasitic capacitance and parasitic resistance can be reduced by utilizing the selective epitaxial growth technique.
Also, a so-called “BiCMOS device”, including a bipolar transistor and CMOS transistors formed on the same semiconductor substrate, is well-known.
PROBLEMS TO BE SOLVED
However, where a base layer for a bipolar transistor is formed by the known selective epitaxial growth, the following problems arise.
Firstly, if an insulating film with a thickness (about 140 nm) greater than that of the base layer subjected to the selective epitaxial growth is used, problems often arise in terms of the yield and productivity. For example, the type of SiGe epitaxial growth (selective or non-selective growth) and the thickness of a P
+
-type single crystal silicon layer to be electrically connected to the polysilicon for base extended electrode are difficult to control.
Also, a fabrication process for a BiCMOS device is performed with the characteristics of its CMOS block respected. However, if the fabricating method for a bipolar transistor utilizing the known selective epitaxial growth is applied to the fabrication process for a BiCMOS device as it is, the number of process steps and the fabrication cost increase significantly.
Furthermore, as the thickness of a base layer is further reduced in the future, adverse effects of undue stress should be brought about in an interface between dissimilar materials, e.g., an interface between the base layer, which is an epitaxially grown layer, and an insulating layer, due to a difference in thermal expansion coefficients.
In view of these problems, the present invention provides a method for fabricating a BiCMOS device including a heterojunction bipolar transistor that can be controlled under a fewer restrictions by utilizing a selective epitaxial growth technique. The present invention also provides a method for fabricating a BiCMOS device that can lessen the adverse effects of undue stress, which should be applied to the interface between dissimilar materials in the near future.
DISCLOSURE OF INVENTION
A semiconductor device according to the present invention includes: a substrate having a semiconductor layer at least in a surface region thereof; a collector layer of a first conductivity type, which is provided in the semiconductor layer; a base extended electrode, which is provided over the collector layer and is formed out of a conductor film with a first opening; a base undercoat insulating film, which is interposed between the substrate and the base extended electrode and has a second opening wider than the first opening; a base layer of a second conductivity type, which is provided on the semiconductor layer and includes a peripheral portion and a center portion, the peripheral portion being in contact with a lower edge of the base extended electrode around a periphery of the first opening, the center portion being located in an inner region of the first opening of the base extended electrode and deposited thicker than the peripheral portion; an emitter layer of the first conductivity type, which is provided inside the first opening of the base extended electrode and is in contact with the upper surface of the center portion of the base layer; and an insulator film interposed between a side face of the first opening of the base extended electrode and the base and emitter layers.
In this structure, the peripheral portion of the base layer is thinner than the center portion of the base layer, and a stress, resulting form a difference in thermal expansion coefficient between the base layer and base undercoat insulating film, can be reduced. Specifically, where the edge of a base layer is in direct contact with a base extended electrode in a known bipolar transistor, a base undercoat insulating film is thicker than the base layer, which needs to have a thickness between 50 nm and 100 nm ordinarily. Therefore, a great stress, resulting from a difference in thermal expansion coefficient between them, is applied to the base layer and so on. As a result, where a heterojunction is formed between the base and collector layers, the characteristic of the bipolar transistor might be degraded due to a relaxed strain. In contrast, in the present invention, by reducing the thickness of the base undercoat insulating film, the stress, resulting form the difference in thermal expansion coefficient between the base undercoat insulating film and base layer, can be reduced, thus suppressing the degradation in characteristic of the bipolar transistor.
The lower edge of the base extended electrode around the periphery of the first opening may be extended to be in contact with the collector layer along a side face of the second opening of the base undercoat insulating film. And the peripheral portion of the base layer may be separated from the base undercoat insulating film by the lower edge of the base extended electrode. As a result, the creation of the stress, resulting from the difference in thermal expansion coefficient, can be further suppressed.
The semiconductor layer may be made of Si single crystals. The base layer may be made of SiGe single crystals. The emitter layer may be made of Si single crystals. And the semiconductor device may be a heterojunction bipolar transistor.
Alternatively, the collector layer may be made of Si single crystals. The base layer may be made of SiGeC single crystals. And the emitter layer may be made of Si single crystals.
And the semiconductor device may be a heterojunction bipolar transistor. In such a case, by changing the composition of the SiGeC single crystals, the strain and the function of the bipolar transistor can be controlled appropriately and easily.
An MIS transistor, including a gate insulating film provided on the substrate and a gate electrode provided on the gate insulating film, may be formed on the subst
Asai Akira
Hara Yoshihiro
Ichikawa Yo
Kanzawa Yoshihiko
Katayama Koji
Matsushita Electric - Industrial Co., Ltd.
Nixon & Peabody LLP
Robinson Eric J.
Wojciechowicz Edward
LandOfFree
Semiconductor device and method for fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method for fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method for fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2900262