Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2006-05-02
2006-05-02
Eckert, George (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C257S201000, C257S615000
Reexamination Certificate
active
07037817
ABSTRACT:
A semiconductor device has a first semiconductor layer composed of a group III–V nitride, an oxide film formed by oxidizing a second semiconductor layer composed of a group III–V nitride to be located on the gate electrode formation region of the first semiconductor layer, an insulating film formed on the oxide film to have a composition different from the composition of the oxide film, and a gate electrode formed on the insulating film.
REFERENCES:
patent: 5830776 (1998-11-01), Kurogane et al.
patent: 6580101 (2003-06-01), Yoshida
patent: 6593193 (2003-07-01), Nishii et al.
patent: 2003/0020092 (2003-01-01), Parikh et al.
patent: 2003/0186488 (2003-10-01), Wen et al.
Masato et al.“Novel High Drain Breakdown Voltage AIGaN/GaN HFETs Using Selective Thermal Oxidation Process.” International Electron Devices Meeting, pp. 377-380, Dec. 10, 2000.
Inoue et al. “Novel Ga-N based MOS HFETs with Thermally Oxidized Gate Insulator.” International Electron Devices Meeting, pp. 577-580, Dec. 2, 2001.
Hirose Yutaka
Ikeda Yoshito
Inoue Kaoru
Nishii Katsunori
Eckert George
Hafiz Mursalin Bin
LandOfFree
Semiconductor device and method for fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method for fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method for fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3530356