Static information storage and retrieval – Floating gate – Multiple values
Patent
1999-01-27
2000-04-04
Dinh, Son T.
Static information storage and retrieval
Floating gate
Multiple values
36518518, 36518905, 365221, G11C 1602
Patent
active
060469358
ABSTRACT:
A semiconductor memory device comprises a memory cell array having electrically erasable and programmable memory cells arranged in rows and columns, each memory cell capable of storing n-value data (n is 3 or a greater natural number), and a data circuit having m latch circuits for holding data items read from said memory cells, wherein data items read from said memory cells and held in k latch circuits (k<m) are output from the memory device before data items read from said memory cells are held in the remaining (m-k) latch circuits, during data-reading operation.
REFERENCES:
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5602789 (1997-02-01), Endoh et al.
patent: 5677869 (1997-10-01), Fazio et al.
patent: 5708600 (1998-01-01), Hakozaki et al.
patent: 5796652 (1998-08-01), Takeshima et al.
Partial European Search Report dated Dec. 18, 1998 from European Patent Application No. 97 10 4597.
Takeuchi Ken
Tanaka Tomoharu
Dinh Son T.
Kabushiki Kaisha Toshiba
LandOfFree
Semiconductor device and memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-371409