Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Reexamination Certificate
2011-03-08
2011-03-08
Andújar, Leonardo (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Flip chip
C257S779000, C257S780000, C257SE21511, C257SE23060
Reexamination Certificate
active
07902678
ABSTRACT:
Electrode pads (5) and a solder resist (7) are disposed on the upper surface of a wiring board (1), and apertures (7a) are formed in the solder resist (7) so as to expose the electrode pads (5). Electrodes (4) are disposed on the lower surface of a semiconductor element (2). Electrodes (4) are connected to the electrode pads (5) by way of bumps (3). An underfill resin (6) is disposed in the area that excludes the solder resist (7) and the bumps (3) in the space between the wiring board (1) and the semiconductor element (2). Between the wiring board (1) and the semiconductor element (2), the thickness (B) of the solder resist (7) is equal to or greater than the thickness (A) of the underfill resin (6) on the solder resist (7). The volume (Vb) of the bumps (3) is less than the volume (Vs) of the apertures (7a).
REFERENCES:
patent: 5218234 (1993-06-01), Thompson et al.
patent: 5633535 (1997-05-01), Chao et al.
patent: 5650595 (1997-07-01), Bentlage et al.
patent: 5658827 (1997-08-01), Aulicino et al.
patent: 5897336 (1999-04-01), Brouillette et al.
patent: 6049122 (2000-04-01), Yoneda
patent: 6190940 (2001-02-01), DeFelice et al.
patent: 6294840 (2001-09-01), McCormick
patent: 6627998 (2003-09-01), Caletka et al.
patent: 6663946 (2003-12-01), Seri et al.
patent: 6774497 (2004-08-01), Qi et al.
patent: 6861285 (2005-03-01), Dias
patent: 7005585 (2006-02-01), Ishizaki
patent: 7241675 (2007-07-01), Savastiouk et al.
patent: 7247508 (2007-07-01), Higashitani et al.
patent: 7474006 (2009-01-01), Maeda
patent: 7535095 (2009-05-01), En et al.
patent: 7547579 (2009-06-01), Jiang
patent: 7575999 (2009-08-01), Benson et al.
patent: 2002/0033525 (2002-03-01), Ohuchi
patent: 2002/0060084 (2002-05-01), Hilton et al.
patent: 2003/0109080 (2003-06-01), Dias
patent: 2003/0111737 (2003-06-01), Katagiri et al.
patent: 2004/0046252 (2004-03-01), Fujimori et al.
patent: 2004/0155358 (2004-08-01), Iijima
patent: 2004/0201096 (2004-10-01), Iijima et al.
patent: 2004/0209451 (2004-10-01), Kukimoto et al.
patent: 2004/0214375 (2004-10-01), Naitoh
patent: 2004/0232562 (2004-11-01), Hortaleza et al.
patent: 2006/0043570 (2006-03-01), Muramatsu et al.
patent: 2008/0149369 (2008-06-01), Kawamura et al.
patent: 2008/0236876 (2008-10-01), Kodama et al.
patent: 2000-138255 (2000-05-01), None
patent: 2001-332583 (2001-11-01), None
patent: 2002-057186 (2002-02-01), None
patent: 2002256288 (2002-09-01), None
patent: 2002-343829 (2002-11-01), None
patent: 2003-179100 (2003-06-01), None
patent: 2004-103928 (2004-04-01), None
Murakami Tomoo
Ohuchi Akira
Andújar Leonardo
Harriston William
NEC Corporation
Sughrue & Mion, PLLC
LandOfFree
Semiconductor device and manufacturing method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and manufacturing method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and manufacturing method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2650686