Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2010-02-26
2010-10-19
Picardat, Kevin M (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S627000, C438S638000
Reexamination Certificate
active
07816268
ABSTRACT:
To provide a semiconductor device having a structure in which a barrier metal film containing nitrogen is formed in a connection surface between a copper alloy wiring and a via, in which the electric resistance between the copper alloy wiring and the via can be prevented from rising, and the electric resistance can be prevented from varying. A semiconductor device according to the present invention comprises a first copper alloy wiring, a via and a first barrier metal film. The first copper alloy wiring is formed in an interlayer insulation film and contains a predetermined additive element in a main component Cu. The via is formed in an interlayer insulation film and electrically connected to the upper surface of the first copper alloy wiring. The first barrier metal film is formed so as to be in contact with the first copper alloy wiring in the connection part between the first copper alloy wiring and the via and contains nitrogen. The predetermined additive element reacts with nitrogen to form a high-resistance part. In addition, the concentration of the predetermined additive element is not more than 0.04 wt %.
REFERENCES:
patent: 6008114 (1999-12-01), Li
patent: 6136104 (2000-10-01), Miyafuji et al.
patent: 6818991 (2004-11-01), Kikuta
patent: 7192871 (2007-03-01), Maekawa et al.
patent: 7332428 (2008-02-01), Beck
patent: 2002/0096768 (2002-07-01), Joshi
patent: 2003/0100181 (2003-05-01), Park et al.
patent: 2004/0159951 (2004-08-01), Toyoda et al.
patent: 2007/0020931 (2007-01-01), Koura et al.
patent: 2007/0037374 (2007-02-01), Hayashi et al.
patent: 11-307530 (1999-11-01), None
patent: 2002-75995 (2002-03-01), None
patent: 2003-124313 (2003-04-01), None
T. Tonegawa, et al. “Suppression of BImodal Stress-Induced Voiding using High-diffusive Dopant from Cu-alloy Seed Layer”, Proceeding of IEEE International Interconnect Technology Conference, 2003, pp. 216-218.
Furusawa Takeshi
Kodama Daisuke
Matsumoto Masahiro
Miyazaki Hiroshi
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
Picardat Kevin M
Renesas Elecronics Corporation
LandOfFree
Semiconductor device and manufacturing method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and manufacturing method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and manufacturing method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4213229