Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – On insulating carrier other than a printed circuit board
Reexamination Certificate
1997-11-19
2002-10-15
Parker, Kenneth (Department: 2871)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
On insulating carrier other than a printed circuit board
C257S676000
Reexamination Certificate
active
06465876
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to the structure of a semiconductor device, in which a tape-like insulating member provided thereon with a number of wiring patterns and a number of electrode pads is bonded on a metal plate, semiconductor elements are mounted on the metal plate, the wiring patterns are electrically connected to electrodes of the semiconductor devices, and solder bumps are connected as external terminals to the electrode pads; and, more particularly, to a semiconductor device which has excellent connection reliability for the external terminals and excellent productivity in manufacturing it.
Recently, while high integration of semiconductor devices and providing a number of pins on semiconductor devices have progressed, a technique has been put into practical use for significantly increasing the number of pins (number of terminals) by changing the arrangement of the external terminals of a semiconductor package from the conventional linear arrangement, using leads to a two-dimensional arrangement using metal bumps. One of the specific structures is disclosed in the U.S. Pat. No. 5,216,278, in which semiconductor elements are mounted on one side of a printed circuit board and metal bumps are arranged on the other side thereof. This structure is generally called a BGA (ball grid array).
In addition, a semiconductor device has been developed for which the semiconductor package is reduced in size to as close to the dimensions of semiconductor element as possible. Such a semiconductor device is called a CSP (chip size package or chip scale package). Conventional CSP technology is, as disclosed in Japanese Patent Application Laid-Open Publication No. 6-504408 (WO92/05582), to manufacture a semiconductor device in which insulating tape with wiring patterns and external terminals is mounted onto a circuit formed surface of a semiconductor element through a flexible material, thereby electrically connecting the wiring patterns to electrodes of a semiconductor element. In addition, Japanese Patent Application Laid-Open Publication No. 6-224259 discloses a structure in which semiconductor elements are mounted onto a ceramic substrate with through holes, electrodes are provided on the other side of the ceramic substrate, and the ceramic substrate is mounted onto a printed circuit board. Moreover, Japanese Patent Application Laid-Open Publication No. 6-302604 discloses a CSP of a structure in which metal wiring patterns are formed on the circuit formed surface of a semiconductor element, and the metal wiring patterns are provided with external terminals.
Still further, Japanese Patent Application Laid-Open Publication No. 8-88293 discloses a semiconductor device of a structure in which insulating tape with wiring patterns and solder bumps (external terminals) is placed around a semiconductor element, and the wiring patterns are electrically connected to electrodes of the semiconductor element.
Among the above prior arts, the semiconductor device described in Japanese Patent Application Laid-Open Publication No. 8-88293, that is, the semiconductor device with the insulating tape around the semiconductor element, is of a structure enabling it to simultaneously attain a reduction of the size and provision of multiple pins. Since this structure uses the insulating taper for wiring, the wiring pattern can be finer than a printed circuit board, so that the pitch between the solder bumps as the external terminals can be reduced, and the external dimensions of the package can be made small. In addition, since the solder bumps are provided outside the semiconductor element, a larger number of bumps can be provided regardless of the size of semiconductor element.
However, the semiconductor device with the conventional structure described above has the following points which it is desirable to improve.
The first point is the productivity. Since this structure uses insulating tape with low rigidity, it is necessary to bond a metal plate on the other side of the insulating tape in order to reinforce it. Unless the metal plate is bonded, the flatness of the tape cannot be maintained, and a step is formed at the tip of a solder bump, thereby significantly deteriorating connection reliability. If separate metal plates are prepared for each semiconductor element to assure the connection reliability and are bonded to the insulating tape, it significantly hinders the productivity.
The second point to be improved is the flatness of the insulating tape. When separate metal plates are prepared and bonded to the insulating tape, as described above, there is a possibility that the adhesive may not be maintained for uniform thickness, or warpage caused by the roll habit of the insulating tape may not be eliminated. If the insulating tape has poor flatness, dispersion may be generated in the height of the bumps, which are the external terminals, thereby degrading connection reliability.
SUMMARY OF THE INVENTION
The object of the present invention is to provide a semiconductor device which overcomes the above disadvantages, and can improve the connection reliability of external terminals and productivity in manufacturing.
To attain this object, the present invention provides a semiconductor device comprising a semiconductor element, an insulating tape on a surface on which a number of wiring patterns and a number of electrode pads are formed, and a metal plate bonded to a reverse surface of the insulating tape by an adhesive.
The wiring patterns are electrically connected to electrodes of the semiconductor element, a number of solder bumps are connected to the electrode pads, at least a circuit formed surface of the semiconductor element is coated with a sealing resin, wherein at least one side wall of the device is a cut surface, and cut surfaces of the insulating tape, adhesive, and the metal plate on the side wall are aligned with each other.
In the semiconductor device according to the present invention arranged as above, at least one side wall of the device is a cut surface and cut surfaces of the insulating tape, adhesive, and the metal plate are aligned with each other. Such a structure is formed by bonding the insulating tape on a lead frame acting as the metal plate, loading a number of semiconductor elements on the lead frame, electrically connecting the wiring patterns provided on the insulating tape to the electrodes of the semiconductor elements, sealing a circuit formed surface of each semiconductor element with sealing resin, and then cutting the lead frame to simultaneously form a metal plate corresponding to each of the semiconductor elements. That is, when the lead frame is ultimately cut and divided into individual semiconductor devices, either side wall becomes a cut surface, and cut surfaces of the insulating tape, adhesive, and the metal plate are aligned with each other, so that flaws generated from cutting become a continuous state. As described, since the individual semiconductor devices are divided after they are formed on the lead frame, a plurality of semiconductor devices can be simultaneously produced, thereby significantly improving the productivity. In addition, since there are only two types of plate members which are simple in shape, that is, a lead frame and an insulating tape are first bonded, bonding can be easily performed in various manners such as a press or roller as the case may be. Adhesive can be applied in a uniform thickness. In addition, even if there is any warpage caused by the roll habit of the insulating tape, it is easy to eliminate such warpage. Therefore, it becomes possible to improve the flatness of the insulating tape, whereby connection reliability can be enhanced for the solder bumps as the external terminals.
Furthermore, while potting resin has been frequently used as a sealing resin, it has low productivity and causes wide dispersion in its shape after sealing, which may cause insufficient reliability after 15 sealing. On the other hand, according to the present invention, since the semiconductor devices are not y
Anjoh Ichiro
Haruta Ryo
Kitano Makoto
Nishimura Asao
Saeki Junichi
Antonelli Terry Stout & Kraus LLP
Duong Tai V.
Hitachi , Ltd.
Parker Kenneth
LandOfFree
Semiconductor device and lead frame therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and lead frame therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and lead frame therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2970156