Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-06-06
2003-12-02
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S213000, C257S288000, C257S411000, C438S216000, C438S287000, C438S301000
Reexamination Certificate
active
06657267
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to the semiconductor devices and the fabrication thereof and, more particularly, to a semiconductor device fabricated with the use of a high-K liner.
BACKGROUND
Fabrication of semiconductor devices, such as metal oxide semiconductor field effect transistors (MOSFET) and complementary metal oxide semiconductor (CMOS) integrated circuits, involves numerous processing steps. Each step may potentially have an adverse effect on one or more device components.
In a typical MOSFET, a source and a drain are formed in an active region of a semiconductor layer by implanting N-type or P-type impurities in a layer of semiconductor material. Disposed between the source and drain is a body region. Disposed above the body region is a gate electrode. The gate electrode and the body are spaced apart by a gate dielectric layer. It is noted that MOSFETs can be formed in bulk format (for example, the active region being formed in a silicon substrate) or in a semiconductor-on-insulator (SOI) format (for example, in a silicon film that is disposed on a insulating layer that is, in turn, disposed on a silicon substrate).
A pervasive trend in modern integrated circuit manufacture is to produce transistors, and the structural features thereof, that are as small as possible. Although the fabrication of smaller transistors allows more transistors to be placed on a single monolithic substrate for the formation of relatively large circuit systems in a relatively small die area, slight imperfections in the formation of the component parts of a transistor can lead to poor transistor performance and failure of the overall circuit. As an example, during the fabrication process, certain unwanted portions of various device layers are removed using wet chemical etching and/or dry etching (e.g., reactive ion etching (RIE)) techniques. During the etching process desired portions of other layers may become damaged. Such damage can lead to a reduction in the operational performance of the device being fabricated.
Accordingly, there exists a need in the art for semiconductor devices, such as MOSFETs, that are formed using techniques intended to minimize imperfections in the resulting device.
SUMMARY OF THE INVENTION
According to one aspect of the invention, the invention is directed to a semiconductor device. The semiconductor device includes a layer of semiconductor material having an active region defined by at least one isolation region. A gate is disposed on the layer of semiconductor material, the gate including a gate dielectric and a gate electrode, the gate electrode spaced from the layer of semiconductor material by the gate dielectric and the gate defining sidewalls. A sidewall spacer is disposed adjacent each sidewall of the gate and each sidewall spacer extending laterally from the gate over the layer of semiconductor material. The semiconductor device also includes a liner composed of a high-K material, the liner having portions separating the sidewall spacers and the gate and the liner having portions separating the sidewall spacers and the layer of semiconductor material, the liner functioning as an etch stop during formation of the sidewall spacers and the liner being removable by an etch process that has substantially no reaction with the at least one isolation regions.
According to another aspect of the invention, the invention is directed to a method of fabricating a semiconductor device. The method includes the steps of providing a layer of semiconductor material; forming at least one isolation region in the layer of semiconductor material; forming a gate including a gate dielectric and a gate electrode over the layer of semiconductor material, the gate electrode spaced from the layer of semiconductor material by the gate dielectric and the gate defining sidewalls; forming a liner composed of a high-K material adjacent the sidewalls of the gate and extending laterally from the gate over the layer of semiconductor material; depositing a layer of sidewall spacer material over the liner; anisotropically etching the layer of sidewall spacer material to form a sidewall spacer adjacent each sidewall of the gate and using the liner as an etch stop for controlling etching of the layer of sidewall spacer material; implanting dopant species to form deep doped regions of a source and a drain in the layer of semiconductor material; and removing at least a portion of the liner to open the source and the drain for formation of a source contact and a drain contact, the portion of the liner removed using an etch process that has substantially no reaction with the isolation regions.
REFERENCES:
patent: 4559091 (1985-12-01), Allen et al.
patent: 6013553 (2000-01-01), Wallace et al.
patent: 6020024 (2000-02-01), Maiti et al.
patent: 6107130 (2000-08-01), Fulford, Jr. et al.
patent: 6171910 (2001-01-01), Hobbs et al.
patent: 6207485 (2001-03-01), Gardner et al.
patent: 6277738 (2001-08-01), Choi et al.
patent: 6287925 (2001-09-01), Yu
patent: 6297115 (2001-10-01), Yu
patent: 6300201 (2001-10-01), Shao et al.
patent: 6300203 (2001-10-01), Buynoski et al.
patent: 6303452 (2001-10-01), Chen et al.
patent: 6380043 (2002-04-01), Yu
patent: 6486080 (2002-11-01), Chooi et al.
patent: 6504214 (2003-01-01), Yu et al.
patent: 6514808 (2003-02-01), Samavedam et al.
patent: 6518070 (2003-02-01), Alluri et al.
patent: 6518133 (2003-02-01), See et al.
patent: 6524920 (2003-02-01), Yu
patent: 6531347 (2003-03-01), Huster et al.
patent: 6531365 (2003-03-01), Dokumaci et al.
patent: 6548361 (2003-04-01), En et al.
patent: 2003/0042515 (2003-03-01), Xiang et al.
patent: 2003/0071290 (2003-04-01), Yu et al.
Karlsson Olov
Wang HaiHong
Xiang Qi
Yu Bin
Advanced Micro Devices , Inc.
Huynh Andy
Nelms David
Renner , Otto, Boisselle & Sklar, LLP
LandOfFree
Semiconductor device and fabrication technique using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and fabrication technique using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and fabrication technique using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3149390