Semiconductor device and display device

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S104000, C326S108000, C716S030000, C716S030000, C345S092000, C345S104000

Reexamination Certificate

active

07456660

ABSTRACT:
The invention provides a low cost and high performance functional circuit by reducing time required for the repetition of logic synthesis and routing of layout in a functional circuit design. A standard cell used for the logic synthesis and the routing of layout is configured by a logic circuit on an output side and a logic circuit on an input side and a driving capacity of the logic circuit on the output side is made large while gate input capacitance of the logic circuit on the input side is made small. By forming the standard cell in this manner, a ratio that the gate delay occupies in the delay time of a functional circuit can be relatively increased. Therefore, even when wiring capacitance after the routing of layout is not estimated at high precision in advance, an operating frequency can be obtained at high precision in the logic synthesis as long as a gate delay of each standard cell can be estimated at high precision. That is, a reliability of the logic synthesis result is improved, therefore, the logic synthesis and an automatic routing of layout are not required to be repeated, which can shorten the design period.

REFERENCES:
patent: 5369603 (1994-11-01), Myers
patent: 5649064 (1997-07-01), Jorgensen et al.
patent: 5796129 (1998-08-01), Mizuno
patent: 5929469 (1999-07-01), Mimoto et al.
patent: 6219630 (2001-04-01), Yonezawa et al.
patent: 6538632 (2003-03-01), Yamazaki et al.
patent: 6549184 (2003-04-01), Koyama et al.
patent: 6735558 (2004-05-01), Yamaguchi
patent: 6756816 (2004-06-01), Miyake
patent: 6765549 (2004-07-01), Yamazaki et al.
patent: 6795800 (2004-09-01), Lee
patent: 6798148 (2004-09-01), Inukai
patent: 6798394 (2004-09-01), Chimura
patent: 6857112 (2005-02-01), Teig et al.
patent: 7092845 (2006-08-01), Keane et al.
patent: 7199618 (2007-04-01), Gliese et al.
patent: 2001/0045571 (2001-11-01), Gandhi et al.
patent: 2003/0071303 (2003-04-01), Yamazaki et al.
patent: 2004/0078175 (2004-04-01), Shaw et al.
patent: 2005/0015235 (2005-01-01), Maeda et al.
patent: 2005/0104133 (2005-05-01), Kanno et al.
patent: 06-085064 (1994-03-01), None
patent: 06-188312 (1994-07-01), None
patent: 06-209044 (1994-07-01), None
patent: 07-094586 (1995-04-01), None
patent: 08-029255 (1996-02-01), None
patent: 08-063515 (1996-03-01), None
patent: 08-110902 (1996-04-01), None
patent: 10-004141 (1998-01-01), None
patent: 2000-307007 (2000-11-01), None
patent: 2001-035930 (2001-02-01), None
patent: 2001-053154 (2001-02-01), None
patent: 2001-148333 (2001-05-01), None
patent: 2001/020429 (2001-03-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device and display device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device and display device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and display device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4033956

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.