Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2011-06-28
2011-06-28
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S083000, C326S095000, C327S306000, C327S534000
Reexamination Certificate
active
07969194
ABSTRACT:
A semiconductor device according to the present invention comprises a first semiconductor integrated circuit 11 having a predetermined function, the first semiconductor integrated circuit outputting a required output signal, a second semiconductor integrated circuit12in which a plurality of MOS elements (PMOS transistor or NMOS transistor) for independently switching to and from a conducted state and a non-conducted state in accordance with a plurality of gate signals each having a different timing is provided and the plurality of MOS elements is connected in parallel to an output or an input of the first semiconductor integrated circuit, and a pulse generating circuit13for generating and outputting the plurality of gate signals φi (i=1, 2, 3) each having a different timing with respect to the plurality of MOS elements in the second semiconductor integrated circuit.
REFERENCES:
patent: 4999519 (1991-03-01), Kitsukawa et al.
patent: 5373199 (1994-12-01), Shichinohe et al.
patent: 5461338 (1995-10-01), Hirayama et al.
patent: 5610533 (1997-03-01), Arimoto et al.
patent: 5818268 (1998-10-01), Kim et al.
patent: 5838186 (1998-11-01), Inoue et al.
patent: 5949268 (1999-09-01), Miura et al.
patent: 6118303 (2000-09-01), Schmitt et al.
patent: 6232814 (2001-05-01), Douglas, III
patent: 6278283 (2001-08-01), Tsugai
patent: 6300800 (2001-10-01), Schmitt et al.
patent: 6353346 (2002-03-01), Chan
patent: 6466077 (2002-10-01), Miyazaki et al.
patent: 6549040 (2003-04-01), Alvandpour et al.
patent: 6577157 (2003-06-01), Cheung et al.
patent: 6778002 (2004-08-01), Miyazaki et al.
patent: 6844750 (2005-01-01), Hsu et al.
patent: 6954103 (2005-10-01), Yamauchi et al.
patent: 6982587 (2006-01-01), Chen et al.
patent: 7049847 (2006-05-01), Kitazawa et al.
patent: 7129770 (2006-10-01), Barkley et al.
patent: 2006/0214695 (2006-09-01), Lih et al.
patent: 08-335871 (1996-12-01), None
patent: 09-261021 (1997-10-01), None
S. Mahapatra and M.A. Alam, “A Predictive Reliability Model for PMOS Bias Temperature Degradation,” International Electron Devices Meeting, 2002, IEDM '02, Digest, pp. 505-508.
English version of the Chinese Office Action, issued in Corresponding Chinese Patent Application No. CN 200510089129.5, dated on Aug. 24, 2007.
Japanese Office Action issued in Japanese Patent Application No. JP 2005-221741 dated Aug. 17, 2010.
Cho James H.
Lo Christopher
McDermott Will & Emery LLP
Panasonic Corporation
LandOfFree
Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2744714