Semiconductor device

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257676, 257691, H01L 23495

Patent

active

061539228

ABSTRACT:
In a package having an LOC (Lead On Chip) structure in which inner lead portions are partially arranged over a major face of a semiconductor chip, there is a technique for thinning the package and speeding up signal transmission. Specifically, by partially reducing the thicknesses of the signal inner leads arranged over the major face of the semiconductor chip, the thickness of a sealing resin is reduced while ensuring the mechanical strength of the package. Moreover, the signal inner leads arranged over the major face of the semiconductor chip are arranged at predetermined spacings from the major face of the semiconductor chip. The power supplying inner leads are bonded to the major face of the semiconductor chip, thus providing a package having a reduced parasitic capacitance.

REFERENCES:
patent: 5068712 (1991-11-01), Murakami et al.
patent: 5532189 (1996-07-01), Kiyono
patent: 5559366 (1996-09-01), Fogal et al.
patent: 5576246 (1996-11-01), Conru et al.
patent: 5796158 (1998-08-01), King
patent: 5834831 (1998-11-01), Kubota et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1728551

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.