Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-11-13
2007-11-13
Smith, Matthew (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S622000
Reexamination Certificate
active
10095274
ABSTRACT:
The invention provides an advanced metallization technique for fabricating a memory cell array on a substrate. The array is fabricated by forming discrete and self-aligned vias in a first layer disposed over the array to form contacts to each of the source and drain junction in the array. Further, self-aligned local area slotted vias are formed in a second layer that is disposed over the first layer to form local area interconnects that electrically shunt all of the source contacts/junctions. Further, discrete self-aligned drain extensions are formed over each of the formed drain contacts to electrically connect the junctions, and source contacts to the extensions. The formed vias, extensions, and slotted local area vias are simultaneously plugged and filled with a conductive material to form the memory cell array.
REFERENCES:
patent: 5204286 (1993-04-01), Doan
patent: 5275963 (1994-01-01), Cederbaum et al.
patent: 5858877 (1999-01-01), Dennison et al.
patent: 5869371 (1999-02-01), Blanchard
patent: 5907781 (1999-05-01), Chen et al.
patent: 5990507 (1999-11-01), Mochizuki et al.
patent: 6037223 (2000-03-01), Su et al.
patent: 6051881 (2000-04-01), Klein et al.
patent: 6074915 (2000-06-01), Chen et al.
patent: 6180475 (2001-01-01), Cheek et al.
patent: 6190957 (2001-02-01), Mochizuki et al.
patent: 6198122 (2001-03-01), Habu et al.
patent: 6221779 (2001-04-01), Dennison et al.
patent: 6225211 (2001-05-01), Tsui
patent: 6229174 (2001-05-01), Parekh
patent: 6239017 (2001-05-01), Lou et al.
patent: 6258714 (2001-07-01), Shrivastava
patent: 6441428 (2002-08-01), Ghodsi
patent: 6501115 (2002-12-01), Yoshida et al.
patent: 6503794 (2003-01-01), Watanabe et al.
patent: 6548343 (2003-04-01), Summerfelt et al.
patent: 6593654 (2003-07-01), Oyamatsu
patent: 6653174 (2003-11-01), Cho et al.
patent: 6717267 (2004-04-01), Kunikiyo
patent: 6867092 (2005-03-01), Uchiyama et al.
patent: 6953964 (2005-10-01), Yuan et al.
patent: 2003/0008450 (2003-01-01), Tsai et al.
patent: 2003/0080416 (2003-05-01), Jorger et al.
patent: 2004/0084732 (2004-05-01), Hsieh
patent: 2005/0104114 (2005-05-01), Chen et al.
“Dual-damascene challenges dielectric etch”,Cahners Smiconductor International, (2000), 6 pages.
Qiao, Jianmin , et al., “Development of self-aligned contact technology”,Cypress Semiconductor, San Jose, CA, (1999),2373-2377.
Micro)n Technology, Inc.
Nguyen Khiem D
Schwegman Lundberg & Woessner, P.A.
Smith Matthew
LandOfFree
Semiconductor contact device and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor contact device and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor contact device and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3824637