Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Insulating material
Reexamination Certificate
2001-08-08
2003-03-04
Jackson, Jerome (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Insulating material
C257S692000, C257S784000
Reexamination Certificate
active
06528877
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates to a semiconductor component that has at least one semiconductor chip and a chip carrier with a first surface upon which the semiconductor chip is mounted. The semiconductor chip is connected electrically to soldering connection points. The soldering connection points form a conductive connection through openings in the chip carrier that extend from the first surface of the chip carrier through the chip carrier and as far as a second surface of the chip carrier. At least the semiconductor chip is surrounded by a housing that, for example, has been produced by pressure encapsulation with a pressing compound, in a globe-top technique or by providing a filling underneath in a flip-chip arrangement. Such semiconductor components are known from the prior art, for example from U.S. Pat. No. 4,700,276.
The present invention can be used, for example, in logic or high-frequency semiconductor components. However, it can readily be applied to other types of semiconductor components as well, such as memory components.
Normally, in the case of such semiconductor components, the semiconductor chips are most often mounted on metal leadframes or laminate substrates as chip carriers. Contact is subsequently made with the chip either using the wire bonding technique or the flip-chip technique. The encapsulation of the chip is generally carried out by pressure encapsulation by means of transfer molding. The contact terminals or contact pads of the component are located on the underside of the semiconductor component. Since these components do not have any conventional pin terminals, one speaks of “leadless components” and of “leadless chip carriers” (LCC). Such components from the prior art, having a leadframe or laminate chip carrier are illustrated in
FIGS. 1 and 2
. Using “leadless chip components”, as compared with conventional components, a considerably higher number of connections can be implemented using the same area on the printed circuit board. In the case of an identical number of connections, a considerably lower area need be utilized and the overall height of the components can be low at the same time. In particular, in the case of high-frequency applications, advantages result from short signal paths and from the compact design of the components. The good attachment of the component to the printed circuit board, and the small component dimensions have a beneficial effect on the mechanical load bearing capacity of the component and also on its fixing to the printed circuit board.
The designs of such semiconductor components that have previously been disclosed by the prior art have considerable disadvantages, however. For example, although the semiconductor components illustrated in
FIG. 1
which have a leadframe chip carrier have a high reliability and stability during production and during the operation of the component, great problems arise when covering the semiconductor component with a pressing compound. Since the leadframe has many openings, great problems result, in the case of one-sided pressure encapsulation, when sealing off the chip carrier in the injection molding tool in such a way that penetration of the pressing compound from the side on which the chip is arranged to the opposite side, on which the connections to the printed circuit board are arranged, is prevented. Therefore, either the complicated application of seals, such as sealing foils, to the underside of the chip carrier is necessary, or the chip carrier is initially structured only from one side and, following the pressure encapsulation of the unstructured part on the underside of the chip carrier, the structuring is removed in an etching step. In both cases, therefore, relatively complicated processing of the semiconductor component is necessary in order to ensure optimal pressure encapsulation. This is necessary in particular if the individual semiconductor chips are to be combined in the form of a matrix array. Although one alternative to this is to pressure-encapsulate each individual chip, the result of this is a greater space requirement for each individual chip, and therefore a lower number of semiconductor chips per unit area. The overall capacity of the production plants which can be achieved with this decreases drastically.
The abovementioned problems when pressure encapsulating the semiconductor components can be avoided if, instead of a leadframe chip carrier, a laminate chip carrier is used. The latter has no openings through which the pressing compound could get onto the underside of the semiconductor component. However, laminate chip carriers have great disadvantages with respect to their reliability and stability, in particular on account of their significantly increased sensitivity to moisture and the risk of the occurrence of soldering shock (popcorn effect).
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a semiconductor component having at least one semiconductor chip and a chip carrier which overcomes the above-mentioned disadvantageous of the prior art apparatus of this general type. In particular, it is an object of the invention to provide such a semiconductor component which has a high reliability and which can be constructed using simple production techniques.
With the foregoing and other objects in view there is provided, in accordance with the invention, a semiconductor component that includes a chip carrier having a first surface and a second surface. The chip carrier has openings extending from the first surface to the second surface. At least one semiconductor chip is mounted on the first surface. Soldering connection points enable direct contact thereto and are located near the second surface of the chip carrier. The soldering connection points are formed by at least one metal foil that lines the openings and that extends through the openings from the first surface to the second surface. Contact-making points are electrically connected to the semiconductor chip and form electrically conductive connections which extend through the openings in the chip carrier to the soldering connection points. A housing surrounds at least the semiconductor chip. A further metal foil is located between the semiconductor chip and the chip carrier and forms a soldering connection point. The openings include at least one opening that is located underneath the semiconductor chip. The further metal foil extends through the opening that is located underneath the semiconductor chip to the first surface and to the second surface.
In other words, the chip carrier of the semiconductor component has openings which extend from a first surface of the chip carrier through the chip carrier as far as a second surface. The chip carrier is ideally selected from a material which ensures high reliability and stability. In order at the same time to achieve tightness of the semiconductor component when it is being pressure encapsulated with a pressing compound, the openings in the chip carrier are lined with a metal foil which, at the same time, forms the soldering connection points of the semiconductor component. In this case, the metal foil extends from the first surface of the chip carrier through the openings in the direction of the second surface of the chip carrier. The metal foil therefore covers the entire area of the openings in the chip carrier and therefore seals the openings off effectively against possible penetration of the pressing compound. The metal foil can also simultaneously form the contact-making points which are used to produce a conductive connection to the semiconductor chip. However, separate contact-making points can also be provided, which then have a conductive connection to the metal foil. However, contact can be made directly to the soldering connection points from the second surface of the chip carrier. Underneath the semiconductor chip, there is at least one further opening in the chip carrier. In this case, a further metal foil is arranged between the semiconductor ch
Ernst Georg
Zeiler Thomas
Cruz Lourdes
Jackson Jerome
Mayback Gregory L.
LandOfFree
Semiconductor component having a chip carrier with openings... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor component having a chip carrier with openings..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor component having a chip carrier with openings... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3085103