Active solid-state devices (e.g. – transistors – solid-state diode – With means to increase breakdown voltage threshold – In integrated circuit
Reexamination Certificate
2003-03-14
2004-02-17
Wojciechowicz, Edward (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
With means to increase breakdown voltage threshold
In integrated circuit
C257S493000, C257S495000, C257S498000, C257S295000, C438S301000, C438S343000, C438S603000
Reexamination Certificate
active
06693339
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to semiconductor components, and relates more particularly to transistors and methods of manufacture.
BACKGROUND OF THE INVENTION
The metal-oxide semiconductor field-effect transistor (MOSFET) enjoys widespread use in a large number of electronics technologies. The lateral double diffused power MOSFET (LDMOS) device is heavily used in smart power technologies where device size is at a premium. The small size and high complexity of LDMOS devices makes them especially vulnerable to electrostatic discharge (ESD) strikes, in which large currents are suddenly forced onto an LDMOS device. ESD strikes are of particular concern for medium sized, 30-50 volt (V) LDMOS devices, especially in the 2-ohm to 20-ohm range, which are connected to high voltage pads in various automotive and consumer applications such as air bag deployment systems and printer head drivers. If an LDMOS device is left unprotected, an ESD strike can lead to thermally-induced soft degradation of leakage current from low pre-stress levels due to current crowding, which can cause non-uniform heating and localized silicon melting damage in the vicinity of the drain.
Conventional ESD-protected LDMOS devices are either self-protected, meaning the ESD-protection arises from some feature internal to the LDMOS device itself, or externally-protected, meaning the ESD-protection is accomplished outside of the LDMOS. Typical self-protected devices rely on the engineering of semiconductor regions. As an example, the volume of the body region enclosing the source region of an LDMOS may be increased, but this approach leads to the unwanted result of increasing overall device size. As another example, the doping level of the body region may be increased, but this approach increases the threshold voltage, which is also an unwanted result. As still another example, the drift length of the LDMOS may be increased. This too increases the size of the device, typically by a factor of two or three.
The external protection methods are equally problematic. External ESD protection in a conventional LDMOS device is achieved by providing zener diodes, capacitors, and/or other circuit elements in various circuit configurations with the LDMOS device in order to absorb the ESD energy. The added circuit elements increase the overall area consumption of the LDMOS device, just as do the conventional self-protection approaches. In addition, external ESD protection is difficult to design, due to a narrow voltage window between the maximum rated pad voltage and the breakdown voltage of the LDMOS device.
Accordingly, there is a need for an ESD-protected semiconductor device that does not rely on increases in size or doping level for such protection. Ideally, the ESD-protected LDMOS device would be more robust in terms of ESD protection than existing devices, and would fit into existing manufacturing flows.
REFERENCES:
patent: 5430403 (1995-07-01), Moyer et al.
Esmark, et al.;Simulation and Experimental Study of Temperature Distribution During ESD Stress in Smart-Power Technology ESD Protection Structures; 2000 Int'l Reliability Physics Symp., pp. 304-309.
Bertrand, et al.;Analysis and Compact Modeling of a Vertical Grounded-Based n-p-n Bipolar Transistor Used as ESD Protection in a Smart Power Technology; IEEE Journal of Solid-State Circuits, Sep. 2001, pp. 1373-1381.
DeHeyn, et al.;Design and Analysis of New Protection Structures for Smart Power Technology with Controlled Trigger and Holding Voltage; 2001 Int'l Realiability Physics Symp., pp. 253-258.
Duvvury, et al.;Lateral DMOS Design for ESD Robustness; 1997 Int'l Electron Devices Meeting; pp. 375-378.
Parthasarathy, et al.;SOA Improvement by a Double RESURF LDMOS Technique in a Power IC Technology; 2000 Int'l Electron Devices Meeting, pp. 75-78.
Zhu, et al.;Implementation of High-Side, High-Voltage RESURF LDMOS in a sub-half Micron Smart Power Technology; 2001 Int'l Symp. On Power Semiconductor Devices; pp. 403-406.
Parthasarathy, et al.;Drain Profile Engineering of RESURF LDMOS Devices for ESD Ruggedness; 2002 Int'l Symp. On Power Semiconductor Devices; pp 265-265.
Parthasarathy, et al.;A Double RESURF LDMOS With Drain Profile Engineering for Improved ESD Robustness; IEEE Electron Device Letters, Apr. 2002, pp. 212-214.
Mergens, et al.;Analysis of Lateral DMOS Power Devices Under ESD Stress Conditions; IEEE Transactions on Electron Devices, Nov. 2000, pp. 2128-2137.
Moscatelli, et al.;LDMOS Implementation in a 0.35 &mgr;m BCD Technology(BCD6); 2000 Int'l Symp. On Power Semiconductor Devices, pp. 323-326.
Gobner, et al.;Wide Range Control of the Sustaining Voltage of ESD Protection Elements Realized in a Smart Power Technology; 1999 EOS/ESD Symp., pp 19-27.
Bose Amitava
Khemka Vishnu
Parthasarathy Vijay
Zhu Ronghua
Bryan Cave LLP
Motorola Inc.
Wojciechowicz Edward
LandOfFree
Semiconductor component and method of manufacturing same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor component and method of manufacturing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor component and method of manufacturing same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3300133