Semiconductor chip design having thermal awareness across...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

07472363

ABSTRACT:
A thermally aware design automation suite integrates system-level thermal awareness into the design of semiconductor chips. A thermal analysis engine performs fine-grain thermal simulations of the semiconductor chip based on thermal models and boundary conditions for all thermally significant structures in the chip and the adjacent system that impact the temperature of the semiconductor chip. The thermally aware design automation suite uses the simulations of the thermal analysis engine to repair or otherwise modify the thermally significant structures to equalize temperature variations across the chip, impose specified design assertions on selected portions of the chip, and verify overall chip performance and reliability over designated operating ranges and manufacturing variations. The thermally significant structures are introduced or modified via one or more of: change in number, change in location, and change in material properties.

REFERENCES:
patent: 4696578 (1987-09-01), Mansuria et al.
patent: 5654904 (1997-08-01), Thakur
patent: 5710068 (1998-01-01), Hill
patent: 5831249 (1998-11-01), Rohner et al.
patent: 5838578 (1998-11-01), Pippin
patent: 5927853 (1999-07-01), Christiaens et al.
patent: 5997174 (1999-12-01), Wyland
patent: 6124635 (2000-09-01), Kuwabara et al.
patent: 6172337 (2001-01-01), Johnsgard et al.
patent: 6203191 (2001-03-01), Mongan
patent: 6247161 (2001-06-01), Lambrecht et al.
patent: 6320201 (2001-11-01), Corbett et al.
patent: 6334013 (2001-12-01), Laming et al.
patent: 6389582 (2002-05-01), Valainis et al.
patent: 6505326 (2003-01-01), Farral et al.
patent: 6532570 (2003-03-01), Mau
patent: 6591399 (2003-07-01), Wyrzykowska et al.
patent: 6591402 (2003-07-01), Chandra et al.
patent: 6634013 (2003-10-01), Shinzawa
patent: 6662345 (2003-12-01), Uchida et al.
patent: 6751781 (2004-06-01), Lin et al.
patent: 6769102 (2004-07-01), Frank et al.
patent: 6931369 (2005-08-01), Perry et al.
patent: 6993742 (2006-01-01), Fryer et al.
patent: 7025280 (2006-04-01), Kaushal et al.
patent: 7039888 (2006-05-01), Steinmann et al.
patent: 7096450 (2006-08-01), Gill et al.
patent: 7162402 (2007-01-01), Daems et al.
patent: 7171346 (2007-01-01), Recker et al.
patent: 7191112 (2007-03-01), Demler et al.
patent: 7191413 (2007-03-01), Chandra et al.
patent: 7194711 (2007-03-01), Chandra
patent: 7203920 (2007-04-01), Chandra
patent: 7263477 (2007-08-01), Chen et al.
patent: 7353471 (2008-04-01), Chandra et al.
patent: 7383520 (2008-06-01), Chandra
patent: 7401304 (2008-07-01), Li et al.
patent: 2001/0032330 (2001-10-01), Kusunoki
patent: 2002/0050833 (2002-05-01), Jones et al.
patent: 2003/0145296 (2003-07-01), Chandra et al.
patent: 2003/0226122 (2003-12-01), Hathaway et al.
patent: 2005/0044515 (2005-02-01), Acar et al.
patent: 2005/0058178 (2005-03-01), Shih et al.
patent: 2005/0138581 (2005-06-01), Usui
patent: 2005/0149886 (2005-07-01), Kaushal et al.
patent: 2005/0155004 (2005-07-01), Miura et al.
patent: 2005/0166166 (2005-07-01), Chandra et al.
patent: 2005/0166168 (2005-07-01), Chandra
patent: 2005/0210425 (2005-09-01), Keller et al.
patent: 2006/0031794 (2006-02-01), Li et al.
patent: 2007/0120239 (2007-05-01), Chandra
patent: 2007/0157137 (2007-07-01), Chandra
patent: 2007/019531 (2007-02-01), None
patent: 2007/070879 (2007-06-01), None
The International Technology Roadmap for Semiconductors, 2003 Edition, Executive Summary, published by the Semiconductor Industry Association et al., 2003; 75 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, System Drivers, published by the Semiconductor Industry Association et al., 2003; 24 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Design, published by the Semiconductor Industry Association et al., 2003; 43 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Test and Test Equipment, published by the Semiconductor Industry Association et al., 2003; 63 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Process Integration, Devices and Structures; Includes RF and Analog/Mixed-Signal Technologies for Wireless Communications and Emerging Research Devices, published by the Semiconductor Industry Association et al., 2003; 41 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Radio Frequency and Analog/Mixed-Signal Technologies for Wireless Communications [A Section of the Process Integration Chapter], published by the Semiconductor Industry Association et al., 2003; 40 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Emerging Research Devices, published by the Semiconductor Industry Association et al., 2003; 53 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Front End Processes, published by the Semiconductor Industry Association et al., 2003; 62 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Lithography, published by the Semiconductor Industry Association et al., 2003; 20 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Interconnect, published by the Semiconductor Industry Association et al., 2003; 45 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Factory Integration, published by the Semiconductor Industry Association et al., 2003; 42 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Assembly and Packaging, published by the Semiconductor Industry Association et al., 2003; 24 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Environment, Safety, and Health, published by the Semiconductor Industry Association et al., 2003; 27 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Yield Enhancement, published by the Semiconductor Industry Association et al., 2003; 39 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Metrology, published by the Semiconductor Industry Association et al., 2003; 40 pages.
The International Technology Roadmap for Semiconductors, 2003 Edition, Modeling and Simulation, published by the Semiconductor Industry Association et al., 2003; 27 pages.
Yi-Kan Cheng, Prasun Raha, Chin-Chi Teng, Elyse Rosenbaum, Sung-Mo Kang; Illiads-T: An Electrothermal Timing Simulator for Temperature-Sensitive Reliability Diagnosis of CMOS VLSI Chips; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, No. 8, Aug. 1998, pp. 668-681.
Sven Rzepka, Kaustav Banerjee, Ekkehard Meusel, and Chenming Hu; Characterization of Self-Heating in Advanced VLSI Interconnect Lines Based on Thermal Finite Element Simulation; IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part A, vol. 21, No. 3, Sep. 1998, pp. 406-411.
Yi-Kan Cheng, Ching-Han Tsai, Chin-Chi Teng, Elyse Rosenbaum, Sung-Mo (Steve) Kang; Electrothermal Analysis of VLSI Systems; Kluwer Academic Publishers, 2000, 116 pages.
Kaustav Banerjee, Amit Mehrotra, Alberto Sangiovanni-Vincentelli, Chenming Hu; On Thermal Effects in Deep Sub-Micron VLSI Interconnects; Proceedings of IEEE/ACM DAC 1999, pp. 885-891.
Ting-Yen Chiang, Kaustav Banerjee, Krishna C. Saraswat; Comact Modeling and Spice-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects; Proceedings of IEEE/ACM ICCAD, 2001, pp. 165-172.
Zhiping Yu, Daniel Yergeau, Robert W. Dutton, Sam Nakagawa, and Jeff Deeney; Fast Placement-Dependent Full Chip Thermal Simulation; Proceedings of International Symposium on VLSI Technology, Systems and Applications, 2001, pp. 249-252.
Haihua Su, Frank Liu, Anirudh Devgan, Emrah Acar, Sani Nassif; Full Chip Leakage Estimation Considering Power Supply and Temperature Variations; ISLPED'03, Aug. 25-27, 2003, Seoul, Korea, pp. 78-83.
Kevin Skadron, Mircea R. Stan, Wei Huang, Sivakumar Velusamy, Karthik Sankaranarayanan, and David Tarjan; Temperature-Aware Microarchitecture; Proceedings of the 30th International Symposium on Computer Architecture, 2003, 12 pages.
Ching-Han Tsai and Sung-Mo (Steve) Kang; Cell-Level Placement

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor chip design having thermal awareness across... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor chip design having thermal awareness across..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor chip design having thermal awareness across... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4022280

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.