Semiconductor chip, chip stack package and manufacturing method

Details Semiconductor chip, chip stack package and manufacturing method Semiconductor chip, chip stack package and manufacturing method

2007-04-24

2007-04-24

Dang, Trung (Department: 2823)

Semiconductor device manufacturing: process

Packaging or treatment of packaged semiconductor

C438S107000, C438S109000, C438S113000, C257SE25013

Reexamination Certificate

active

11017805

ABSTRACT:
A semiconductor chip with conductive wiring that is routed to the edge of the substrate from the chip's backside. A plurality of such semiconductor chips are stacked and electrically connected using a wiring element that is a circuit board or conductive adhesive strips. The wiring element connects the conductive wiring of each semiconductor chip along the sides of the chips to the package substrate. A method of manufacturing the semiconductor chip includes batch manufacturing a plurality of die on a wafer with an active surface on which a plurality bonding pads are formed, and a backside which is the rear side of the active surface; forming a circuit groove on the backside; applying conductive wiring on the circuit groove using a conductive material; and separating the wafer into a plurality of semiconductor chips. A method of manufacturing the chip stack package with a plurality of such semiconductor chips having bump pads and connection pads routed to the side surface of the semiconductor chip includes stacking and bonding the bonding pad of the upper semiconductor chip on the bump pad of a lower semiconductor chip; electrically connecting the bonding pad of the lowest semiconductor chip to the substrate by bump bonding electrically connecting the wiring element to the connection pad of the semiconductor chip and the substrate; and connecting an external connection to the substrate.

REFERENCES:
patent: 5394303 (1995-02-01), Yamaji
patent: 6188127 (2001-02-01), Senba et al.
patent: 6322903 (2001-11-01), Siniaguine et al.
patent: 6531784 (2003-03-01), Shim et al.
patent: 2002/0139577 (2002-10-01), Miller
patent: 2002/0164838 (2002-11-01), Moon et al.

Affiliated with

Also associated with

Rating

Semiconductor chip, chip stack package and manufacturing method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor chip, chip stack package and manufacturing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor chip, chip stack package and manufacturing method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3787210