Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Insulating material
Patent
1995-05-24
1996-08-06
Crane, Sara W.
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Insulating material
257 691, 257700, 257706, 257713, 257774, H01L 2310, H01L 2334
Patent
active
055436617
ABSTRACT:
A semiconductor ceramic package includes a plurality of laminated insulator layers each formed from a ceramic. A semiconductor chip mounting portion is formed on a surface insulator layer. A power plane is formed on at least one of internal insulator layers. A ground plane is also formed on at least one of internal insulator layers. A plurality of thermal vias are formed beneath the semiconductor chip mounting portion. Each thermal via includes a first thermal via formed so as to transmit heat generated by a semiconductor chip mounted on the semiconductor chip mounting portion to the side of a back surface layer and a second thermal via formed so as to transmit the heat generated by the semiconductor chip to the side of the back surface layer. The first thermal via is connected to the power plane and the second thermal via is connected to the ground plane. The first and second thermal vias are formed to be adjacent to each other.
Crane Sara W.
Jr. Carl Whitehead
Sumitomo Metal Ceramics Inc.
LandOfFree
Semiconductor ceramic package with terminal vias does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor ceramic package with terminal vias, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor ceramic package with terminal vias will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2193105