Semiconductor device manufacturing: process – Making device or circuit responsive to nonelectrical signal – Physical stress responsive
Reexamination Certificate
2011-01-25
2011-01-25
Picardat, Kevin M (Department: 2822)
Semiconductor device manufacturing: process
Making device or circuit responsive to nonelectrical signal
Physical stress responsive
C438S050000, C438S055000, C438S107000, C438S108000, C438S110000, C438S458000, C438S464000
Reexamination Certificate
active
07875481
ABSTRACT:
It is made possible to provide a highly integrated, thin apparatus can be obtained, even if the apparatus contains MEMS devices and semiconductor devices. A semiconductor apparatus includes: a first chip comprising a MEMS device formed therein; a second chip comprising a semiconductor device formed therein; and an adhesive layer bonding a side face of the first chip to a side face of the second chip, and having a lower Young's modulus than the material of the first and second chips.
REFERENCES:
patent: 5866952 (1999-02-01), Wojnarowski et al.
patent: 6159767 (2000-12-01), Eichelberger
patent: 6611050 (2003-08-01), Ference et al.
patent: 6706553 (2004-03-01), Towle et al.
patent: 6919508 (2005-07-01), Forcier
patent: 7294927 (2007-11-01), Takahashi
patent: 7405108 (2008-07-01), Burrell et al.
patent: 2001/0002727 (2001-06-01), Shiraishi et al.
patent: 2005/0087356 (2005-04-01), Forcier
patent: 2005/0218509 (2005-10-01), Kipnis et al.
patent: 2006/0051935 (2006-03-01), Silverbrook
patent: 2006/0237806 (2006-10-01), Martin et al.
patent: 2007/0031989 (2007-02-01), Knechtel et al.
patent: 2007/0128828 (2007-06-01), Chen et al.
patent: 05267559 (1993-10-01), None
patent: 07007134 (1995-01-01), None
patent: 09172137 (1997-06-01), None
patent: 2001-189424 (2001-07-01), None
patent: 2001332654 (2001-11-01), None
patent: 2002353398 (2002-12-01), None
patent: 2003084008 (2003-03-01), None
patent: 2005-268453 (2005-09-01), None
Japanese Office Action dated Mar. 30, 2010 corresponding to U.S. Appl. No. 12/200,177, filed Aug. 28, 2008.
Becker et al., Duromer MID Technology for System-in-Package Generation, IEEE Transactions on Electronics Packaging Manufacturing, vol. 28, No. 4, pp. 291-296, 2005.
Chinese Office Action dated Jul. 18, 2008 corresponding to U.S. Appl. No. 12/200,177, filed Aug. 28, 2008.
Taiwanese Office Action for 96109512 mailed on Sep. 28, 2009.
Funaki Hideyuki
Itaya Kazuhiko
Onozuka Yutaka
Yamada Hiroshi
Au Bac H
Kabushiki Kaisha Toshiba
Picardat Kevin M
Turocy & Watson LLP
LandOfFree
Semiconductor apparatus and method for manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor apparatus and method for manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor apparatus and method for manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2647145