Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate
2011-04-19
2011-04-19
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Interface
Logic level shifting
C326S083000, C326S081000, C327S333000
Reexamination Certificate
active
07928766
ABSTRACT:
In a method and system for translating voltage levels to interface electronic devices, a voltage translator is operable to perform the translation of voltage levels of the bi-directional signals exchanged between the electronic devices in accordance with an open-drain mode of operation and in accordance with a push-pull mode of operation. The voltage translator includes edge-rate accelerators to detect signal transitions and includes configurable resistors to provide a direct current (DC) drive current and a DC bias to hold desired voltage levels. The voltage translator is operable in the open-drain mode to detect a presence of an electronic device, and is operable in the push-pull mode upon the detection of the electronic device.
REFERENCES:
patent: 6034553 (2000-03-01), Kwong
patent: 6320408 (2001-11-01), Kwong
patent: 6771095 (2004-08-01), Dunlea et al.
patent: 6781415 (2004-08-01), Clark et al.
patent: 6822480 (2004-11-01), McCalmont
patent: 6847230 (2005-01-01), Mallory et al.
patent: 6914470 (2005-07-01), Watanabe et al.
patent: 6954100 (2005-10-01), Dharne et al.
patent: 7292067 (2007-11-01), Schwarz
Brady III Wade J.
Cho James H.
Kempler William B.
Lo Christopher
Telecky , Jr. Frederick J.
LandOfFree
Semi-buffered auto-direction-sensing voltage translator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semi-buffered auto-direction-sensing voltage translator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semi-buffered auto-direction-sensing voltage translator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2692404