Semi-Autonomous RISC pipelines for overlapped execution of RISC-

Details Semi-Autonomous RISC pipelines for overlapped execution of RISC- Semi-Autonomous RISC pipelines for overlapped execution of RISC-

1995-03-13

1998-06-16

Lall, Parshotam S.

395394, 395385, G06F 930

Patent

active

057685754

ABSTRACT:
A pipeline control system for implementing a virtual architecture having complex instruction set is distributed over RISC-like semi-autonomous functional units in a processor. Decoder logic fetches instructions of the target architecture and translates them into simpler RISC-like operations. These operations, each having an associated tag, are issued to the functional units. Address processing unit computes addresses of the instructions and operands, performs segment relocation, and manages the processor's memory. Operations are executed by the units in a manner that is generally independent of operation processing by the other units. The units report termination information back to the decoder logic, but do not irrevocably change the state of the machine. Based on the termination information, the decoder logic retires normally terminated operations in order. Thus, the functional units enable multiple operations to be executed in a speculative and out-of-order manner to fully utilize the resources of the processor.

REFERENCES:
patent: 4425617 (1984-01-01), Sherwood
patent: 4521851 (1985-06-01), Trubisky et al.
patent: 4578750 (1986-03-01), Amdahl et al.
patent: 4594660 (1986-06-01), Guenthner et al.
patent: 4689765 (1987-08-01), Hooper
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4760519 (1988-07-01), Papworth et al.
patent: 4773041 (1988-09-01), Hassler et al.
patent: 4774659 (1988-09-01), Smith et al.
patent: 4775927 (1988-10-01), Smith et al.
patent: 4782441 (1988-11-01), Inagami et al.
patent: 4783736 (1988-11-01), Ziegler et al.
patent: 4785395 (1988-11-01), Keeley
patent: 4794521 (1988-12-01), Ziegler et al.
patent: 4807115 (1989-02-01), Torng
patent: 4831515 (1989-05-01), Kamada et al.
patent: 4894772 (1990-01-01), Langendorf
patent: 4901233 (1990-02-01), Liptay
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4908750 (1990-03-01), Jablow
patent: 4916652 (1990-04-01), Schwarz et al.
patent: 4924466 (1990-05-01), Gregor et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4943916 (1990-07-01), Asano et al.
patent: 4970641 (1990-11-01), Hester et al.
patent: 4991090 (1991-02-01), Emma et al.
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5010482 (1991-04-01), Keller et al.
patent: 5018063 (1991-05-01), Liu
patent: 5063497 (1991-11-01), Cutler et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5075840 (1991-12-01), Grohoski et al.
patent: 5133077 (1992-07-01), Karne et al.
patent: 5539911 (1996-07-01), Nguyen et al.
patent: 5546552 (1996-08-01), Coon et al.
Anderson, D.W. et al., "The IBM System/360 Model 91: Machine Philosophy and Instruction-Handling," IBM Journal of Research and Development, pp. 8-24 (Jan. 1967).
Anderson, S.M. et al., "The IBM System/300 Model 91: Floating Point Execution Unit," IBM Journal of Research and Development, pp. 34-53 (Jan. 1967).
Boland, L.J. et al., "IBM System/360 Model 91: Storage System," IBM Journal of Research and Development, pp. 54-58 (Jan. 1967).
Flynn, M.J. et al., "The IBM System/360 Model 91: Some Remarks on System Development," IBM Journal of Research and Development, pp. 2-7 (Jan. 1967).
Lilja, "Reducing the Branch Penalty in Pipeline Processors," IEEE, pp. 47-55 (Jul. 1988).
Raza, A., "Technology Constraints on VLSI Processor Implementation," Computer Society of the Thirty-Fourth IEEE, pp. 509-512 (1989).
Smith et al., "Implementing Precise Interrupts in Pipelined Processors," IEEE, 37(5):562-573 (May 1988).
Stiles, D.R. et al., "Pipeline Control for a Single Cycle VLSI Implementation of a Complex Instruction Set Computer," Computer Society of the IEEE, pp. 504-508 (1989).
Thomas, A.T., "A Single Cycle VLSI CISC-Based Workstation: System Overview and Performance Characteristics," Computer Society of the IEEE, pp. 500-503 (1989).
Tomasulo, R.M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of Research and Developent, pp. 25-33 (Jan. 1967).

Affiliated with

Also associated with

Rating

Semi-Autonomous RISC pipelines for overlapped execution of RISC- does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semi-Autonomous RISC pipelines for overlapped execution of RISC-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semi-Autonomous RISC pipelines for overlapped execution of RISC- will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1738385