Self-tuning power management techniques

Details Self-tuning power management techniques Self-tuning power management techniques

2011-08-16

2011-08-16

Stoynov, Stefan (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S300000, C702S060000, C714S010000, C714S047100

Reexamination Certificate

active

08001405

ABSTRACT:
Power management techniques include a method for power management of a processor chip which comprises the following steps. An initial operating level is set for the processor chip. After a predetermined time interval, slack is calculated. If the slack is greater than zero, the initial operating level is increased to a next higher level, otherwise the initial operating level is maintained. After the predetermined time interval, the slack is re-calculated and further includes accumulated slack. If the re-calculated slack is greater than zero, the operating level is increased to the next higher level if the processor chip is being operated at the initial operating level, otherwise the operating level is returned to the initial operating level if the processor chip is being operated at the next higher operating level. The steps to re-calculate the slack and either increase the operating level to the next higher level or return the operating level to the initial operating level are repeated.

REFERENCES:
patent: 6047248 (2000-04-01), Georgiou et al.
patent: 6574740 (2003-06-01), Odaohhara et al.
patent: 6647501 (2003-11-01), Ninomiya
patent: 7051306 (2006-05-01), Hoberman et al.
patent: 7093147 (2006-08-01), Farkas et al.
patent: 7141953 (2006-11-01), Cohen et al.
patent: 7155617 (2006-12-01), Gary et al.
patent: 7174467 (2007-02-01), Helms et al.
patent: 7219245 (2007-05-01), Raghuvanshi
patent: 7337335 (2008-02-01), Jorgenson et al.
patent: 7373221 (2008-05-01), Lal
patent: 7543108 (2009-06-01), Kakihara et al.
patent: 2006/0026447 (2006-02-01), Naveh et al.
patent: 2006/0279152 (2006-12-01), Ha
patent: 2006/0288243 (2006-12-01), Kim
Wang et al., “Cluster-Level Feedback Power Control for Performance Optimization,” HPCA 2008.
Wang et al., “Cluster-Level Feedback Power Control for Performance Optimization,” IEEE (2008).
C. Isci et al., “An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget,” Proceedings of the 39thannual International Symposium on Microarchitecture (MICRO' 06), IEEE, pp. 347-358 (Dec. 9-13, 2006).
R. Bergamaschi et al., “Exploring Power Management in Multi-Core Systems,” Proceedings of the 13thAsia and South Pacific Design Automation Conference (ASP-DAC 2008), Seoul, Korea (Jan. 2008).

Affiliated with

Also associated with

Rating

Self-tuning power management techniques does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-tuning power management techniques, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-tuning power management techniques will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2675875