Static information storage and retrieval – Read/write circuit – Serial read/write
Patent
1988-11-10
1991-06-25
Tupper, Robert S.
Static information storage and retrieval
Read/write circuit
Serial read/write
365 78, 36523003, 36523004, 36518905, 36518902, G11C 1300, G11C 700
Patent
active
050273264
ABSTRACT:
A RAM-based FIFO which provides self-timing of the data outputs in read mode. When the data output is not valid, the data output drivers are in a high-impedance condition. Therefore, FIFOs using this RAM-based architecture can readily be combined to provide a wider or deeper FIFO, without introducing any additional delay whatsoever. Small differential delays are preferably introduced in the activation of the output buffers, to avoid noise on power supply lines.
REFERENCES:
patent: 4663742 (1987-05-01), Andersen et al.
patent: 4683555 (1987-07-01), Pinkham
patent: 4692900 (1987-09-01), Ooami et al.
patent: 4796232 (1989-01-01), House
patent: 4797858 (1989-01-01), Wang et al.
patent: 4833657 (1989-05-01), Tanaka
patent: 4845677 (1989-07-01), Chappell et al.
patent: 4862419 (1989-08-01), Hoberman
patent: 4875196 (1989-10-01), Spaderna et al.
Shepherd and Rodgers, "Asynchronous FIFO's Require Special Attention," paper 13.2 from the 1985 IEEE International Test Conference.
IDT7201 Data Sheet, Jul. 1986, Integrated Device Technology, Inc.
Pai, "System Design/Memory Systems," Computer Design, Aug. 1, 1986, pp. 109-112.
Harold, "Memory Based CMOS FIFO Buffors Sport Large Capacities, Rival the Speed of Bipolars," EDN, Mar. 18, 1987, p. 65ff.
"Rich with Logic, Memory ICs Have Their Specialties," Jun. 11, 1987, issue of Electronic Design, pp. 77ff.
IDT72103 Data Sheet, Oct. 1986, Integrated Device Technology, Inc.
Hastings, "FIFOs: Rubber-Band Memories to Hold Your System Together," Application Note from Monolithic Memories, pp. 8-6 through 8-10.
"Understanding FIFOs," Application Note from Cypress Semiconductor, pp. 6-23 to 6-34.
Schuster, Chappell, Di Lonardo, and Britton: "A 20 ns 64K (4K.times.16) NMOS RAM," IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, Oct. 1984, pp. 564-571.
DS2001 Preliminary Data Sheet, in the 1987 Product Data Book of Dallas Semiconductor Corporation, pp. 242-258.
DS2010 Preliminary Data Sheet, in the 1987 Product Data Book of Dallas Semiconductor Corporation, pp. 259-275.
Dallas Semiconductor Corporation
Garcia Alfonso
Tupper Robert S.
LandOfFree
Self-timed sequential access multiport memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-timed sequential access multiport memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-timed sequential access multiport memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1045779