Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2005-12-06
2005-12-06
Le, Don (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S016000, C714S726000
Reexamination Certificate
active
06972592
ABSTRACT:
A self-timed scan circuit includes a multiplexer for selecting either a data input or a test input in response to an internal test enable signal and for generating a multiplexed output; a latch coupled to the multiplexer for generating a latched output in response to a next clock pulse; and a timing control circuit for generating the internal test enable signal in response to a global test enable signal wherein the internal test enable signal is set to logic one when the global test enable signal is set to logic one and wherein the internal test enable signal is set to logic zero in response to the next clock pulse.
REFERENCES:
patent: 5570375 (1996-10-01), Tsai et al.
patent: 5574731 (1996-11-01), Qureshi
patent: 6266801 (2001-07-01), Jin
patent: 6412098 (2002-06-01), Jin
patent: 6515483 (2003-02-01), Porterfield
patent: 6671860 (2003-12-01), Langford, II
patent: 6738939 (2004-05-01), Udawatta et al.
patent: 6766487 (2004-07-01), Saxena et al.
patent: 2002/0013918 (2002-01-01), Swoboda et al.
patent: 2004/0044937 (2004-03-01), Dubey
patent: 2004/0153801 (2004-08-01), Kayukawa et al.
Fitch Even Tabin & Flannery
Le Don
LSI Logic Corporation
LandOfFree
Self-timed scan circuit for ASIC fault testing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-timed scan circuit for ASIC fault testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-timed scan circuit for ASIC fault testing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3494373