Self-timed pipelined datapath system and asynchronous signal con

Details Self-timed pipelined datapath system and asynchronous signal con Self-timed pipelined datapath system and asynchronous signal con

1998-03-03

2000-10-31

Tokar, Michael

Electronic digital logic circuitry

Threshold

326 93, 326121, 326112, H03K 1723

Patent

active

061408360

ABSTRACT:
A self-timed pipelined datapath system reduces its power dissipation by accurately controlling the active and inactive states of the multi-threshold CMOS (MT-CMOS) circuit used as its combinational circuit. The MT-CMOS circuit comprises a logic circuit of low-threshold and a power control circuit formed of high-threshold transistors for controlling the power feeding to the logic circuit. The self-timed pipelined datapath system comprises: a pipelined datapath circuit including a plurality of data processing stages, each having a combinational circuit for processing input data and a register connected to the input side of the combinational circuit; and an asynchronous signal control circuit that controls data transmission to and from each of the registers in the pipelined datapath circuit in response to a request signal. The state change of an active state to an inactive state of the combinational circuit is performed in consideration of the signal propagation time therein, whereby the issue of the request signal with respect to the combinational circuit at the preceding stage is delayed from the time the request signal with respect to the current combinational circuit is issued.

REFERENCES:
patent: 5434520 (1995-07-01), Yetter et al.
patent: 5486774 (1996-01-01), Douseki et al.
patent: 5583457 (1996-12-01), Horiguchi et al.
patent: 5594371 (1997-01-01), Douseki
patent: 5929687 (1999-07-01), Yamauchi
"A Fully Asynchronous Digital Signal Processor Using Self-Timed Circuits" by Gordon M. Jacobs and Robert W. Brodersen, IEEE Journal of Solid-State Circuits, vol. 25, No. pp. 1526-1537, Dec. 6, 1990.
A Comparison of CMOS Implementations of an Asynchronous Circuits Primitive: the C-Element by: Maitham Shams, Jo C. Ebergen, Mohamed I. Elmasry, University of Waterloo, Waterloo, Ontario, Canada, ISLPED 1996 Monterey CA, pp. 1-4.
"A Study on Multi-threshold-voltage COMS Circuit With Asynchronous system", Fujii et al. Proceedings of the 1997 IEICE General Conference Mar. 24-27, 1997, Kansai University, Suita.

Affiliated with

Also associated with

Rating

Self-timed pipelined datapath system and asynchronous signal con does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-timed pipelined datapath system and asynchronous signal con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-timed pipelined datapath system and asynchronous signal con will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2056360