Self-timed control circuit for self-resetting logic circuitry

Details Self-timed control circuit for self-resetting logic circuitry Self-timed control circuit for self-resetting logic circuitry

1996-05-14

1998-01-13

Westin, Edward P.

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

326 21, 326 98, H03K 1900

Patent

active

057083746

ABSTRACT:
A self-timed control circuit for self-resetting CMOS logic circuitry provides handshaking between macros to ensure that all data inputted to a particular macro is maintained by the source macros until all data inputs have been received. A data output signal from a macro is maintained until the macro receives a complete signal from all receiving macros indicating that the receiving macros have received all data inputs supplied to them.

REFERENCES:
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4985643 (1991-01-01), Proebsting
patent: 5121003 (1992-06-01), Williams
patent: 5329176 (1994-07-01), Miller, Jr. et al.
patent: 5373204 (1994-12-01), Muramatsu et al.
patent: 5434519 (1995-07-01), Trinh et al.
patent: 5450020 (1995-09-01), Jones et al.
patent: 5493239 (1996-02-01), Zlotnick
patent: 5565798 (1996-10-01), Durham et al.

Affiliated with

Also associated with

Rating

Self-timed control circuit for self-resetting logic circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-timed control circuit for self-resetting logic circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-timed control circuit for self-resetting logic circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-329598