Excavating
Patent
1997-06-23
1998-08-04
Canney, Vincent P.
Excavating
G06F 1100
Patent
active
057905630
ABSTRACT:
A test method and means for in integrated circuit (10) having asynchronous communication capabilities including a transmitter (12) and a receiver (14). A pattern generator (24) is provided for generating patterns directly from within the integrated circuit (10). In the best presently known embodiment, a serializer (16) provides a serial output (20) and a deserializer (18) processes a serial input (22) into a parallel signal and provides the parallel signal to a receiver (14). The pattern generator (24) is preprogrammed to provide a parallel data pattern which can optionally and intermittently be provided to the transmitter (12) in a test mode (44). In the test mode (44), signal is routed from the serializer (16) directly to the deserializer (18) via an external loop back path (34) or an internal alternative loop back path (34a). When in the test mode, comparison unit (38) internally generates a pattern identical to that produced by the pattern generator (24) and locks onto signal received from the receiver (14) to perform a functional test (54) and an optional parametric test (58).
REFERENCES:
patent: 4071887 (1978-01-01), Daly et al.
patent: 4271513 (1981-06-01), Maejima et al.
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 4631719 (1986-12-01), Huffman et al.
patent: 4908819 (1990-03-01), Casady et al.
patent: 4975916 (1990-12-01), Miracle et al.
patent: 4979185 (1990-12-01), Bryans et al.
patent: 5010559 (1991-04-01), O'Connor et al.
patent: 5025458 (1991-06-01), Casper et al.
patent: 5040195 (1991-08-01), Kosaka et al.
patent: 5043931 (1991-08-01), Kovach et al.
patent: 5052026 (1991-09-01), Walley
patent: 5111451 (1992-05-01), Piasecki et al.
patent: 5265089 (1993-11-01), Yonehara
patent: 5274668 (1993-12-01), Marschall
patent: 5299236 (1994-03-01), Pandula
patent: 5337306 (1994-08-01), Hall
patent: 5343461 (1994-08-01), Barton et al.
patent: 5353250 (1994-10-01), McAdams
patent: 5448571 (1995-09-01), Hong et al.
patent: 5473758 (1995-12-01), Allen et al.
patent: 5481543 (1996-01-01), Veltman
patent: 5577039 (1996-11-01), Won et al.
Ducaroir Francois
Pan Rong
Ramamurthy Krishnan
Canney Vincent P.
Daffer Kevin L.
LSI Logic Corp.
LandOfFree
Self test of core with unpredictable latency does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self test of core with unpredictable latency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self test of core with unpredictable latency will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1186049