Self-terminating current mirror transceiver logic

Details Self-terminating current mirror transceiver logic Self-terminating current mirror transceiver logic

2001-01-22

2002-06-11

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C326S086000, C326S115000, C327S108000

Reexamination Certificate

active

06404223

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to digital logic receivers and transmitters.
2. Description of the Related Art
Transmitters and receivers (or transceivers when paired) for generating and receiving digital logic signals which are transmitted over transmission lines, are well known and in widespread use. Common circuit configurations for these devices include Low Voltage Differential Signaling (LVDS), Emitter Coupled Logic (ECL) and Pseudo Emitter Coupled Logic (PECL), Current Mode Logic (CML), Gunning Transceiver Logic (GTL) and Full Swing CMOS. A number of different transmitter, receiver and related circuits are disclosed, for example, in the following U.S. Patents:
Inventor
U.S. Pat. No.
Dobkin
3,930,172
Cranford et al.
4,004,164
Early et al.
4,473,794
Ide et al.
4,883,988
Kondoh et al.
4,965,469
Jannsson
4,988,898
Leung
5,030,855
Chiang
5,276,359
Lipp
5,367,210
Son
5,469,080
Beers et al.
5,568,064
Yada
5,576,638
Beers et al.
5,578,939
Fujiwara
5,608,339
Cotreau
5,614,867
Lamphier et al.
5,666,078
Main
5,703,478
Lim
5,729,156
Frankeny
5,760,601
Hedberg
5,761,244
Stecker et al.
5,774,014
Frankeny et al.
5,815,107
Chiu
5,892,388
Bosnyak et al.
5,898,297
Frankney et al.
5,923,276
Lim
5,933,024
Current mode logic transceivers, those in which the digital logic states are represented by current signals having two or more different predetermined levels or magnitudes, are disclosed, for example, in the Leung U.S. Pat. No. 5,030,855 and the Beers et al. U.S. Pat. No. 5,578,939. The Leung patent is directed to a transceiver for communication across a capacitively loaded line, and includes a receiver having a current mirror. The current mirror includes a pair of similar transistors, one of which is in a configuration known as a “diode-connect” circuit. The diode connect configuration is said to minimize the voltage swing developed on the capacitive line to enable high speed communication.
The Beers et al. U.S. Pat. No. 5,578,939 is directed to a bi-directional transmission line driver/receiver. The receiver has an active terminator which includes a terminating FET for sinking the current sourced by the driver. The impedance of the terminating FET is said to be controlled by another FET in response to a bias voltage signal to adjust the impedance of the terminating FET to match the impedance of the transmission line. The bias voltage signal is provided by a reference generator to set the impedance family and current magnitude interactively and continuously using a separate reference line as a feedback path.
There remains, however, a continuing need for improved current mode logic transceivers and associated components. A transceiver capable of reliable and high-quality data communications at data transfer rates approaching and exceeding those in the range of a gigabit per second over relatively low impedance (e.g., 30-50 ohms) transmission lines would be desirable. A transceiver of this type which can operate at relatively low current levels (e.g., less than about 5 mA) would be especially desirable. Such a transceiver which can be relatively efficiently implemented (e.g., CMOS with few transistors) while at the same time offering robust manufacturing characteristics is preferred. Still further advantages would be provided if the transceiver was self-terminating so that metal interconnects in the packages in which they are enclosed do not behave as electrical stubs.
SUMMARY OF THE INVENTION
The present invention is an improved logic receiver for interconnection to a transmission line having a uniform characteristic impedance. The receiver can be efficiently implemented using conventional CMOS and other transistor technologies and is robust to manufacturing variations. Simulations have demonstrated the receiver's capability of reliably achieving data transfer rates exceeding 2.5 gigabits per second over a 30 ohm transmission line at current levels between 1 and 3 mA.
One embodiment of the receiver includes a transmission line input terminal for receiving first and second non-zero current level digital logic signals (i.e., predefined logic level currents), a current mirror and a load. The current mirror includes first and second FETs. The first FET is connected to the transmission line input terminal and configured to provide nonlinear current/voltage characteristics between the first and second current levels which approximate the characteristic impedance of the transmission line so the first FET absorbs the current of the digital logic signals. The second FET is connected to the first FET and provides a mirror current having current levels proportional to the current levels of the digital logic signals. The load, which is connected to the second FET of the current mirror, receives the mirror current and produces voltage level signals representative of the digital logic signals. In a preferred embodiment, the first FET has a gate which is connected to the drain, and the channel is sized so the FET approximates the characteristic impedance of the transmission line over the predefined logic level currents.


REFERENCES:
patent: 3930172 (1975-12-01), Dobkin
patent: 4004164 (1977-01-01), Cranford, Jr. et al.
patent: 4473794 (1984-09-01), Early et al.
patent: 4883988 (1989-11-01), Ide et al.
patent: 4965469 (1990-10-01), Kondoh et al.
patent: 4988898 (1991-01-01), Jansson
patent: 5030855 (1991-07-01), Leung
patent: 5235222 (1993-08-01), Kondoh et al.
patent: 5276359 (1994-01-01), Chiang
patent: 5367210 (1994-11-01), Lipp
patent: 5469080 (1995-11-01), Son
patent: 5568064 (1996-10-01), Beers et al.
patent: 5576638 (1996-11-01), Yada
patent: 5578939 (1996-11-01), Beers et al.
patent: 5608339 (1997-03-01), Fujiwara
patent: 5614867 (1997-03-01), Cotreau
patent: 5666078 (1997-09-01), Lamphier et al.
patent: 5703478 (1997-12-01), Main
patent: 5729156 (1998-03-01), Lim
patent: 5760601 (1998-06-01), Frankeny
patent: 5761244 (1998-06-01), Hedberg
patent: 5774014 (1998-06-01), Stecker et al.
patent: 5815107 (1998-09-01), Frankeny et al.
patent: 5892388 (1999-04-01), Chiu
patent: 5898297 (1999-04-01), Bosnyak et al.
patent: 5923276 (1999-07-01), Frankeny et al.
patent: 5933024 (1999-08-01), Lim
patent: 6144218 (2000-11-01), Smith et al.

Affiliated with

Also associated with

Rating

Self-terminating current mirror transceiver logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-terminating current mirror transceiver logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-terminating current mirror transceiver logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2960524