Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1990-11-20
1992-09-08
Gossage, Glenn
Static information storage and retrieval
Read/write circuit
Data refresh
365233, 365236, 36523002, G11C 11406, G11C 11408
Patent
active
051464306
ABSTRACT:
A field memory self-refresh system includes a dynamic random access memory (RAM) having memory cells arranged in a matrix of rows and columns. A row decoder is designated so that the data stored in the memory cells of a row corresponding to the designated row decoder are read out. Subsequently, a row address for refreshing the memory cell array is automatically generated by a refresh address counter which is located in the dynamic RAM, whereby the memory cells on the row of the memory cell array are refreshed without any external refresh control unit. The refresh system includes a refresh RAS signal generating circuit responsive to the output of a column counter. A multiplexer selects the output of a refresh address counter, a plurality of times, between activation of successive rows in response to the refresh RAS signal. Accordingly, it is possible to perform a self-refresh operation in a shortened refresh period.
REFERENCES:
patent: 4677592 (1987-06-01), Sakurai et al.
Inoue Kouji
Torimaru Yasuo
Gossage Glenn
Sharp Kabushiki Kaisha
LandOfFree
Self-refresh system for use in a field memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-refresh system for use in a field memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-refresh system for use in a field memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-139624