Static information storage and retrieval – Read/write circuit – Data refresh
Reexamination Certificate
2007-07-24
2007-07-24
Phan, Trong (Department: 2827)
Static information storage and retrieval
Read/write circuit
Data refresh
C365S211000, C365S233100
Reexamination Certificate
active
11190430
ABSTRACT:
In a self refresh period control circuit for controlling a refresh period of a semiconductor memory device in response to operating temperature of the device, a temperature sensor part generates a first period control signal in response to a self refresh start signal or self refresh completion signal, senses operating temperature of the semiconductor memory device in response to a clock signal generated by the self refresh start signal, and generates a corresponding second period control signal. A period magnification control part controls a self refresh period in response to the first and second period control signals. Accordingly, a refresh period characteristic change based on operating temperature, which is causable by an initial self refresh, is implemented.
REFERENCES:
patent: 4716551 (1987-12-01), Inagaki
patent: 5446696 (1995-08-01), Ware et al.
patent: 5532968 (1996-07-01), Lee
patent: 6438057 (2002-08-01), Ruckerbauer
patent: 6756856 (2004-06-01), Song et al.
patent: 6768693 (2004-07-01), Feurle et al.
patent: 6940775 (2005-09-01), Schneider et al.
patent: 7027343 (2006-04-01), Sinha et al.
patent: 7035157 (2006-04-01), Chang
patent: 2003/0156438 (2003-08-01), Neild et al.
Mills & Onello LLP
Phan Trong
LandOfFree
Self refresh period control circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self refresh period control circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self refresh period control circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3785345