Self-refresh control circuit for dynamic semiconductor memory de

Details Self-refresh control circuit for dynamic semiconductor memory de Self-refresh control circuit for dynamic semiconductor memory de

1985-08-20

1987-07-21

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Data refresh

G11C 700

Patent

active

046823069

ABSTRACT:
A self-refresh control circuit for a dynamic memory device having memory cells and a self-refresh circuit on a single chip. The circuit includes a leak current monitor circuit representing the leakage of a memory cell and an inverter circuit for detecting the leakage of the monitor circuit so as to control the refresh operation automatically.

REFERENCES:
patent: 4491938 (1985-01-01), Leach
Kawamoto et al., "A 288Kb CMOS Pseudo SRAM", IEEE International Solid-State Circuits Conference, pp. 276-277, Feb. 24, 1984.

Affiliated with

Also associated with

Rating

Self-refresh control circuit for dynamic semiconductor memory de does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-refresh control circuit for dynamic semiconductor memory de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-refresh control circuit for dynamic semiconductor memory de will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-212280