Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Reexamination Certificate
2004-09-22
2009-06-02
Cleary, Thomas J (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
System configuring
C713S001000, C713S100000
Reexamination Certificate
active
07543091
ABSTRACT:
Systems and methods for improving the performance of a multimedia processor system by dynamically evaluating the current performance of the system and, if necessary, updating the configurations of the individual processors to improve the performance of the system. One embodiment comprises a method implemented in a multiprocessor system, including evaluating the performance of each of a current set of configuration objects installed on the processors, selecting a preferred set of configuration objects, and replacing one or more of the configuration objects in the current set to conform the current set to the preferred set. The method may evaluate the performance of each configuration object according to user preferences and may select preferred configuration objects according to a selectable strategy that can, for example, favor unification or diversity in the types of preferred configuration objects.
REFERENCES:
patent: 5564015 (1996-10-01), Bunnell
patent: 5727208 (1998-03-01), Brown
patent: 5822531 (1998-10-01), Gorczyca et al.
patent: 5838603 (1998-11-01), Mori et al.
patent: 6427163 (2002-07-01), Arendt et al.
patent: 6748429 (2004-06-01), Talluri et al.
patent: 6988211 (2006-01-01), Cline et al.
patent: 7039692 (2006-05-01), Foster et al.
patent: 7152157 (2006-12-01), Murphy et al.
patent: 2002/0024993 (2002-02-01), Subramanian et al.
patent: 2002/0133757 (2002-09-01), Bertram et al.
patent: 2003/0110423 (2003-06-01), Helms et al.
patent: 2003/0120914 (2003-06-01), Axnix et al.
patent: 2003/0229814 (2003-12-01), Garnett
patent: 2004/0049672 (2004-03-01), Nollet et al.
patent: 2004/0177245 (2004-09-01), Murphy
patent: 2005/0005261 (2005-01-01), Severin
patent: 2005/0222969 (2005-10-01), Yip et al.
patent: 2006/0015712 (2006-01-01), Ang et al.
patent: 04-153764 (1992-05-01), None
patent: 8-95484 (1996-04-01), None
patent: 9-81022 (1997-03-01), None
patent: 11-202988 (1999-07-01), None
patent: 2003-337712 (2003-11-01), None
“Central processing unit”. Wikipedia, the Free Encyclopedia. Online Apr. 28, 2007. Retrieved from Internet May 2, 2007. <http://en.wikipedia.org/wiki/Central—processing—unit>.
“The American Heritage College Dictionary”. Fourth Edition. 2002. Houghton Mifflin Company, p. 111. ISBN 0-618-09848-8.
Patent Abstracts of Japan. English translation of Publication No. 04-153764 to NEC Corp. Application Publication Date May 27, 1992. Retrieved from Internet Oct. 28, 2008. <http://www19.ipdl.inpit.go.jp/PA1/cgi-bin/PA1DETAIL>.
Computer Organization and Design, the Hardware/Software Interface, Hennessey and Patterson, Morgan Kaufman Publishers, Inc., 1994, pp. 13-14.
Hamaoka Yoshiyuki
Hayashi Hiroo
Ishibashi Kazuko
Cleary Thomas J
Kabushiki Kaisha Toshiba
Law Offices of Mark L. Berrier
LandOfFree
Self-organized parallel processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-organized parallel processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-organized parallel processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4124262