Electrical computers and digital data processing systems: input/ – Interrupt processing
Reexamination Certificate
2006-05-09
2006-05-09
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Interrupt processing
C710S264000, C710S266000, C710S261000
Reexamination Certificate
active
07043582
ABSTRACT:
A processor may support a self-nesting mode in which an interrupt may preempt another interrupt of the same priority level. The execution of an interrupt service routine (ISR) for an interrupt may be deferred until the ISR for a subsequently received interrupt of the same priority level is completed.
REFERENCES:
patent: 4918599 (1990-04-01), Hashimoto et al.
patent: 5410715 (1995-04-01), Ishimoto et al.
patent: 6108744 (2000-08-01), Lebee
patent: 6738846 (2004-05-01), Slaughter et al.
patent: 6760800 (2004-07-01), Roth et al.
patent: 2002/0116563 (2002-08-01), Lever
patent: 2002/0133676 (2002-09-01), Oldfield et al.
patent: 0 899 660 (1999-03-01), None
patent: 0 955 581 (1999-11-01), None
Adam Osborne, “Unterbrechungssteuerung”,Einführung in die Mikrocomputer-Technik, pp. 5-76 to 5-106 & 7-60 to 7-63 (1982).
Allen Michael
Fridman Jose
Roth Charles P.
Singh Ravi P.
Tomazin Thomas
Analog Devices Inc.
Fish & Richardson P.C.
Huynh Kim T.
Perveen Rehana
LandOfFree
Self-nesting interrupts does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-nesting interrupts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-nesting interrupts will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3573157