Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1988-02-10
1989-06-27
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307263, 307365, 307269, 328 58, 328181, 328185, H03K 3284, H03K 504, H03K 512, H03K 410
Patent
active
048432555
ABSTRACT:
A monostable circuit responsive conditionally to a circuit input signal for generating a circuit output signal having a pulse of a predetermined duration includes an AND gate having two input ports and an output port. ONe of the input ports is coupled to the circuit input signal and inverts that signal. The other of the input ports is coupled to the circuit output signal. A reset OR gate receives a reset signal and the output of the AND gate. When the reset signal is low, the reset OR gate outputs the output of the AND gate, thus enabling the curcuit. The output of the reset OR gate also goes to a ramp generator having a ramp capacitor, the charging current to which is provided by a current driver. The reference voltage for a comparator is provided by circuitry identical to that associated with the ramp capacitor except that an intermediate bias reference is applied to it. This bias reference is compensated for the effect temperature changes on the circuit. An external current source operating through a current mirror drives the capacitor current driver and the reference voltage. The outputs of the comparator and the reset OR gate are input into the output OR gate for producing the circuit output signal. When the output signal is low, or logic true, the AND gate is latched so that changes in the circuit input signal during this time period do not affect circuit operation.
REFERENCES:
patent: 3192408 (1965-06-01), Cho
patent: 3210558 (1965-10-01), Owen
patent: 3346743 (1967-10-01), Stenglein
patent: 3353034 (1967-11-01), Betz et al.
patent: 3484624 (1969-12-01), Rasiel et al.
patent: 3588543 (1971-06-01), Schwartz
patent: 3892083 (1959-06-01), Norris
patent: 4293781 (1981-10-01), Yamada et al.
patent: 4509494 (1985-04-01), Nishitoba et al.
patent: 4667118 (1987-05-01), Maruta
"Fast Monostable Multivibrators Using E.C.L. Gages", Electron (GB) No. 9, Jul. 27, 1972.
"A Few IC Gates Add to a Monostable", Electronic Design 14, Jul. 4, 1968.
The TTL Data Book, Texas Instruments, 1967, pp. 6-64 to 6-67.
Casasent, Ed., Digital Electronics, "Monostables and Astables", pp. 193-209, 1974.
"Industrial Blocks: LM555/LM555C Timer", National Semiconductor Linear Data Book, 1982, pp. 9-33 to 9-38.
"ECL One Shot-MC10198", Drawing 3NG AF4, Motorola, Inc., 1975.
Horowitz and Hill, The Art of Electronics, Cambridge University Press, 1980, pp. 351-357.
Anderson Edward B.
Meza Peter J.
Miller Stanley D.
Phan Trong Quang
Tektronix Inc.
LandOfFree
Self-latching monostable circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-latching monostable circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-latching monostable circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-815467