Multiplex communications – Fault recovery – Bypass an inoperative switch or inoperative element of a...
Reexamination Certificate
2010-09-20
2011-11-01
Ahmed, Salman (Department: 2476)
Multiplex communications
Fault recovery
Bypass an inoperative switch or inoperative element of a...
C710S305000
Reexamination Certificate
active
08050174
ABSTRACT:
A method, apparatus, and computer instructions for managing a set of signal paths for a chip. A defective signal path within the set of signal paths for the chip is detected. Signals are re-routed through the set of signal paths such that the defective signal path is removed from the set of signal paths and sending signals using remaining data signal paths in the set of signal paths and using an extra signal path in response to detecting the defective signal path.
REFERENCES:
patent: 4635261 (1987-01-01), Anderson et al.
patent: 4737830 (1988-04-01), Patel et al.
patent: 4879559 (1989-11-01), Arambepola
patent: 5021944 (1991-06-01), Sasaki et al.
patent: 5069521 (1991-12-01), Hardwick
patent: 5086427 (1992-02-01), Whittaker et al.
patent: 5170393 (1992-12-01), Peterson et al.
patent: 5349654 (1994-09-01), Bond et al.
patent: 5398236 (1995-03-01), Hemmandy et al.
patent: 5406520 (1995-04-01), Tay
patent: 5592632 (1997-01-01), Leung et al.
patent: 5666480 (1997-09-01), Leung et al.
patent: 5706277 (1998-01-01), Klink
patent: 5742840 (1998-04-01), Hansen et al.
patent: 5748872 (1998-05-01), Norman
patent: 5757265 (1998-05-01), Kogure et al.
patent: 5757298 (1998-05-01), Manley et al.
patent: 5860080 (1999-01-01), James et al.
patent: 5867422 (1999-02-01), John
patent: 5898863 (1999-04-01), Ofer et al.
patent: 5907562 (1999-05-01), Wrape et al.
patent: 5991891 (1999-11-01), Hahn et al.
patent: 5996038 (1999-11-01), Looi et al.
patent: 6006318 (1999-12-01), Hansen et al.
patent: 6034878 (2000-03-01), Osaka et al.
patent: 6038682 (2000-03-01), Norman
patent: 6052373 (2000-04-01), Lau
patent: 6092229 (2000-07-01), Boyle et al.
patent: 6125419 (2000-09-01), Umemura et al.
patent: 6128750 (2000-10-01), Espy et al.
patent: 6151648 (2000-11-01), Haq
patent: 6154826 (2000-11-01), Wulf et al.
patent: 6154855 (2000-11-01), Norman
patent: 6160423 (2000-12-01), Haq
patent: 6185644 (2001-02-01), Farnwald et al.
patent: 6253334 (2001-06-01), Amdahl et al.
patent: 6255859 (2001-07-01), Haq
patent: 6263413 (2001-07-01), Motomura et al.
patent: 6311288 (2001-10-01), Heeren et al.
patent: 6316980 (2001-11-01), Vogt et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6327205 (2001-12-01), Haq
patent: 6345321 (2002-02-01), Litaize et al.
patent: 6369605 (2002-04-01), Bonella et al.
patent: 6389494 (2002-05-01), Walton et al.
patent: 6408402 (2002-06-01), Norman
patent: 6449213 (2002-09-01), Dodd et al.
patent: 6487102 (2002-11-01), Halbert et al.
patent: 6493250 (2002-12-01), Halbert et al.
patent: 6502161 (2002-12-01), Perego et al.
patent: 6505305 (2003-01-01), Olarig
patent: 6513080 (2003-01-01), Haq
patent: 6571355 (2003-05-01), Linnell
patent: 6625687 (2003-09-01), Halbert et al.
patent: 6643752 (2003-11-01), Donelly et al.
patent: 6650142 (2003-11-01), Agrawal et al.
patent: 6862721 (2005-03-01), Templeton et al.
patent: 6880112 (2005-04-01), Lajolo
patent: 6934900 (2005-08-01), Cheng et al.
patent: 6956249 (2005-10-01), Sittig et al.
patent: 6961347 (2005-11-01), Bunton et al.
patent: 6982954 (2006-01-01), Dhong et al.
patent: 7106644 (2006-09-01), Chou
patent: 7127629 (2006-10-01), Vogt
patent: 7143207 (2006-11-01), Vogt
patent: 7165153 (2007-01-01), Vogt
patent: 7180324 (2007-02-01), Chan et al.
patent: 7194581 (2007-03-01), Vogt
patent: 7200787 (2007-04-01), Vogt et al.
patent: 7212423 (2007-05-01), Vogt
patent: 7215140 (2007-05-01), Saini et al.
patent: 7219294 (2007-05-01), Vogt
patent: 7286399 (2007-10-01), Im et al.
patent: 7362697 (2008-04-01), Becker et al.
patent: 7478261 (2009-01-01), Reblewski
patent: 7640526 (2009-12-01), Blodget et al.
patent: 7813266 (2010-10-01), Becker et al.
patent: 7831870 (2010-11-01), Fujiwara et al.
patent: 2002/0006067 (2002-01-01), Kim et al.
patent: 2002/0013929 (2002-01-01), Maciver
patent: 2002/0163881 (2002-11-01), Dhong et al.
patent: 2003/0037278 (2003-02-01), Olarig
patent: 2003/0072185 (2003-04-01), Lane et al.
patent: 2003/0174567 (2003-09-01), Kim et al.
patent: 2004/0062095 (2004-04-01), Templeton et al.
patent: 2004/0068682 (2004-04-01), Takei et al.
patent: 2004/0073829 (2004-04-01), Olarig
patent: 2004/0117709 (2004-06-01), Nejedlo et al.
patent: 2004/0136319 (2004-07-01), Becker et al.
patent: 2004/0246785 (2004-12-01), Vogt
patent: 2004/0246786 (2004-12-01), Vogt
patent: 2004/0250181 (2004-12-01), Vogt et al.
patent: 2005/0022065 (2005-01-01), Dixon et al.
patent: 2005/0102557 (2005-05-01), Davies et al.
patent: 2005/0108458 (2005-05-01), Vogt
patent: 2005/0108465 (2005-05-01), Vogt
patent: 2005/0116222 (2005-06-01), Chou
patent: 2005/0219898 (2005-10-01), Im et al.
patent: 2005/0264318 (2005-12-01), Chan et al.
patent: 2005/0268061 (2005-12-01), Vogt
patent: 2006/0004953 (2006-01-01), Vogt
patent: 2006/0004968 (2006-01-01), Vogt
patent: 2006/0190767 (2006-08-01), Nair
patent: 2007/0057693 (2007-03-01), Reblewski
patent: 2007/0109247 (2007-05-01), Koyama et al.
patent: 2008/0074998 (2008-03-01), Becker et al.
patent: 2010/0085872 (2010-04-01), Becker et al.
patent: 2010/0095147 (2010-04-01), Reblewski et al.
patent: 1113363 (2000-12-01), None
patent: 49123746 (1974-11-01), None
patent: 52124830 (1977-10-01), None
patent: 52132649 (1977-11-01), None
patent: 62503188 (1987-12-01), None
patent: 63042485 (1988-02-01), None
patent: 63182585 (1988-07-01), None
patent: 4093675 (1992-03-01), None
patent: 04-305748 (1992-10-01), None
patent: 06-161912 (1994-06-01), None
patent: 09064853 (1997-03-01), None
patent: 9930240 (1999-06-01), None
patent: 9941666 (1999-08-01), None
patent: 9941667 (1999-08-01), None
patent: 02057930 (2002-07-01), None
High performance inter-chip signalling; S Sidiropoulos—Computer, 1998.
An Algebraic Model of Fault-Masking Logic Circuits; Schwab, T.F.; Yau, S.S.; Computers, IEEE Transactions on vol. C-32 , Issue: 9 Digital Object Identifier: 10.1109/TC.1983.1676330 Publication Year: 1983.
Fault-Tolerant Computers Using “Dotted Logic” Redundancy Techniques; Freeman, Harvey A.; Metze, Gernot; Computers, IEEE Transactions on vol. C-21 , Issue: 8 Digital Object Identifier: 10.1109/TC.1972.5009042 Publication Year: 1972.
A general constructive approach to fault-tolerant design using redundancy; Barbour, A.E.; Wojcik, A.S.; Computers, IEEE Transactions on vol. 38 , Issue: 1 Digital Object Identifier: 10.1109/12.8727 Publication Year: 1989.
Stenzel et al., “Fault-Tolerance in Parallel Architectures with Crosspoint Switches”, CompEuro '91, Advanced Computer Technology, Reliable Systems and Applications, 5th Annual European Computer Conference, Proceedings, May 13-16, 1991, pp. 480-486.
Tront et al., “A Gate Array Implementation of a Fault-Tolerant Bus Interface Unit Based on NuBus Protocols”, 1991, IEEE Proceedings of Digital Object Identifier: 10.1109/SECON. 1991.147717 Publication Year: 1991. pp. 119-123.
Komatsu et al., “An Optimization of Bus Interconnects Pitch for Low-power and Reliable Bus Encoding Scheme”, Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium. pp. 1723-1726.
The Institute of Electrical and Electronics Engineers, Inc., “IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface (SCI) Signaling Technology (RamLink)”, 1996, pp. 1-91.
Japanese Office Action dated Apr. 27, 2010.
The Institute of Electrical and Electronics Engineers, Inc., “IEEE Standard for Scalable Coherent Interface (SCI)”, May 23, 2001, pp. 1-243.
Ng, “Fast Computer Memories”, IEEE Spectrum, Oct. 1992, pp. 36-39.
Salters, “Fast DRAMs for Sharper TV”, IEEE Spectrum, Oct. 1992, pp. 40-42.
Jones, “A New Era of Fast Dynamic RAMs”, IEEE Spectrum 1992, pp. 43-49.
Farmwald et al., “A Fast Path to One Memory”, IEEE Spectrum, Oct. 1992, pp. 50-51.
Gjessing et al., “A RAM Link for High Speed”, IEEE Spectrum, Oct. 1992, pp. 52-53.
JP office action dated Nov. 16, 2010 (translation of portion of appeal decision that mentions reference) 1 page.
Becker Wiren D.
Dreps Daniel M.
Ferraiolo Frank D.
Haridass Anand
Reese Robert J.
Ahmed Salman
Baca Matthew W.
International Business Machines - Corporation
Yee & Associates P.C.
LandOfFree
Self-healing chip-to-chip interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-healing chip-to-chip interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-healing chip-to-chip interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4276612