Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2002-04-24
2004-06-29
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06757882
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of electronic data processing and electronic design automation (EDA). More specifically, the present invention is related to EDA tools and methodologies associated with design of systems on chip (SOC), and their verification.
BACKGROUND OF THE INVENTION
Continued advances in integrated circuit (IC) technology have brought about a tremendous increase in useable space on an IC. In order to fully utilize this space, while keeping costs down, the required per capita output for a given designer on a design team has increased dramatically. As designers' output progressed from the 10s of gates per day in the 1980s to the 100s of gates per day in the 1990s, several technologies such as synthesis facilitated this growth in productivity. By designing at a hardware description language level instead of a gate level, designers were able to increase productivity to maintain utilization of the increase in available gate capacity.
FIG. 1
shows a typical prior art high-level design process for integrated circuit design. The architecture of an Application Specific Integrated Circuit (ASIC)
110
is determined. From this architecture, a Register Transfer Level (RTL)
120
module of the design is developed. Concurrent with the RTL design, test vectors
130
are developed from the architecture to provide the designer with the ability to verify the functionality of the RTL model through RTL verification
140
.
Advances in IC technology are expected to continue, resulting in further growth in the number of gates includable in an IC. Future designs will grow to require that designers' productivity to reach the millions of gates per day in the not too distant future. Increasingly, designers are putting an entire system in an IC, known as system on chip or SOC. The concept of re-useable intellectual property (IP) or components has emerged to facilitate designers in designing SOC, using existing IP (components) for the “standard” function blocks (such as the compute core, the system bus, memory and the like). However, while various disjointed design automation tools are available to assist the designers, in general, the design process for designing a SOC has remained a very labor intensive effort, requiring a designer to undertake many of the integration tasks to put together a SOC.
Recently, a number of semiconductor manufacturers, such as Oki Semiconductor of Sunnyvale, Calif., Altera of San Jose, Calif., and ARM of Cambridge, United Kingdom, have introduced or announced the intention to introduce additional tools to further assist designers of SOC. However, it is apparent that the current paradigm for designing a SOC remains insufficient to allow design teams to operate at that required level of productivity for future SOC designs. As a result, an improved, more automated and more efficient SOC design process is desired.
GLOSSARY
API
Application Programming Interface
ASIC
Application Specific Integrated Circuit
EDA
Electronic Design Automation
GUI
Graphical User Interface
HDL
Hardware Description Language
HTML
Hypertext Markup Language
IC
Integrated Circuit
IP
Intellectual Property, re-useable components
PBSD
Platform Based SOC Design
SOC
System on Chip
XML
Extended Mark Up Language
The terms “customization” and “configuration” as used herein are generally interchangeable. Each term may include the conventional meaning of the other, unless the context of the usage dictates otherwise.
The term “bus” as used herein refers to a collection of signals that implement a data transfer and/or control protocol, and/or “wires” over which the collection of signals are transferred. These signals may include interrupt signals.
The terms “masters” or “master devices” refer to devices connected to a bus that can initiate a data/control operation; and the terms “slaves” or “slave devices” refer to devices connected to a bus that can only respond to data/control operations.
The term “generator” as used herein refers to a collection of programming instructions that take a collection of design information of a SOC as input, process the design information, and output the design information of the SOC in a transformed and/or expanded state to further the design and/or verification of the design of the SOC.
The terms “verification” and “debugging” (in the enumerated as well as related forms) as used herein are generally interchangeable. Each term may include the conventional meaning of the other, unless the context of the usage dictates otherwise.
REFERENCES:
patent: 5841663 (1998-11-01), Sharma et al.
patent: 6102961 (2000-08-01), Lee et al.
patent: 6226780 (2001-05-01), Bahra et al.
patent: 6269467 (2001-07-01), Chang et al.
patent: 6446243 (2002-09-01), Huang et al.
patent: 6446251 (2002-09-01), Gardner et al.
patent: 6536028 (2003-03-01), Katsioulas et al.
patent: 6578174 (2003-06-01), Zizzo
patent: 6581186 (2003-06-01), Frost et al.
patent: 2001/0049593 (2001-12-01), Mc Connell et al.
patent: 2002/0016952 (2002-02-01), Chang et al.
patent: 2002/0019730 (2002-02-01), Garner et al.
patent: 2003/0004699 (2003-01-01), Choi et al.
patent: WO 9942930 (1999-08-01), None
patent: WO 0142969 (2001-06-01), None
“Coral-Automating the Design of Systems-on-Chip Using Cores,” Proceedings of the IEEE 2000 Custom Integrated Circuits Conference. (CICC 2000). Orlando, Fl, May 21-24, 2000, IEEE Custom Integrated Circuits Conference. CICC, New York, NY: IEEE, US, vol. Conf. 22, May 21, 2000 (May 21, 2000), pp. 109-112, XP002186200. ISBN: 0-7803-5810-4.
Brouhard Michael C.
Chen Michael Y.
Wilson John
Banner & Witcoff , Ltd.
Dimyan Magid Y
Siek Vuthe
LandOfFree
Self-describing IP package for enhanced platform based SOC... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-describing IP package for enhanced platform based SOC..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-describing IP package for enhanced platform based SOC... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3356838