Self-clocked complementary logic

Details Self-clocked complementary logic Self-clocked complementary logic

1999-07-14

2004-05-11

Phan, Trong (Department: 2818)

Electronic digital logic circuitry

Superconductor

C326S003000, C326S006000, C326S007000

Reexamination Certificate

active

06734699

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a digital logic family and more particularly to a digital logic family formed from complementary series-connected pairs of Josephson junctions which are voltage biased to provide self-clocking as a result of the Josephson voltage to frequency relationship.
2. Description of the Prior Art
Superconducting circuit elements formed from Josephson junctions are known in the art. Examples of such circuits are disclosed in commonly owned U.S. Pat. Nos. 5,051,627, 4,672,359, and 4,922,250, as well as U.S. Pat. Nos. 4,623,804 and 4,092,553, and in the following articles: K. Likharev, et al. “RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock frequency digital systems,”
IEEE Trans. Appl. Supercon
, Vol. 1, pp. 3-28, March 1991; O. Mukhanov, et al., “New elements of the RSFQ logic family,”
IEEE Trans. Magn
., Vol. 27, pp. 2435-2438, March 1991; and S. Polonsky, et al., “New RSFQ circuits,”
IEEE Trans. Appl. Supercon
, Vol. 3, pp. 2566-2577, March 1993.
Superconductor logic circuits are known to operate in constant current mode. In particular, a bias current is provided which maintains the operating point of the Josephson junctions in the circuit that is fixed at predetermined values for each circuit. Both AC and DC operated circuits are known. For example, U.S. Pat. No. 4,092,553 is an example of an AC operated logic circuit while Likharev, Mukhanov, and Polonsky (Ref. 1-3, respectively) describe DC operated logic circuits. Such current mode logic circuits are sourced by an individual resistor R in series with a power supply. The resistor is known to be selected to be large enough to maintain a voltage V
R
=IR that is sufficiently larger than the maximum voltage developed across the Josephson junctions in order to keep the current constant and provide isolation from other circuits. This results in extra power dissipation I×V
R
. The current in the resistor R is equal to the current in the active circuit. As such, the power dissipated in the resistor is least five to ten times larger than the power dissipated in the switching circuit. Thus, there is a need to provide a superconducting logic circuit with reduced power dissipation. A second important need is to enable logic operation of large digital circuits at much higher clock rates, exceeding 10 GHz and approaching 100 GHz or higher. Clock rates are presently limited by clock distribution and regeneration jitter and by circuit complexity.
SUMMARY OF THE INVENTION
Briefly, the present invention relates to a superconducting self-clocked complementary logic family. In particular, the invention describes a new class of single flux quantum (SFQ) circuits and devices. The basic element of the circuit is a plurality of Josephson junctions and a control inductance coupled across a pair of voltage rails. An important aspect of the invention relates to the use of voltage biasing for the Josephson junctions, which provides several benefits. First, voltage biasing eliminates the need for large biasing resistors as used in constant current mode devices. Such biasing resistors are known to be the dominant source of power dissipation in such logic circuits. Elimination of the biasing resistors thus reduces the power dissipation to the lowest possible value of the power dissipation of the switching devices themselves. In addition, the voltage biasing takes advantage of the voltage to frequency relationship of Josephson junctions and automatically establishes a global clock at the Josephson frequency without the need for extra circuitry; thus increasing the practical clock rate. The superconducting digital logic family in accordance with the present invention includes devices which perform logic functions such as, AND, OR etc. as well as non-logic functions, such as a shift register function.


REFERENCES:
patent: 3953749 (1976-04-01), Baechtold et al.
patent: 4092553 (1978-05-01), Fang et al.
patent: 4097765 (1978-06-01), Zappe
patent: 4371796 (1983-02-01), Takada
patent: 4501975 (1985-02-01), Josephs et al.
patent: 4623804 (1986-11-01), Goto
patent: 4672244 (1987-06-01), Harada et al.
patent: 4672359 (1987-06-01), Silver
patent: 4785426 (1988-11-01), Harada et al.
patent: 4922250 (1990-05-01), Phillips et al.
patent: 5051627 (1991-09-01), Schneier et al.
patent: 5135908 (1992-08-01), Yang et al.
patent: 5233242 (1993-08-01), Murphy et al.
patent: 5233243 (1993-08-01), Murphy et al.
patent: 5233244 (1993-08-01), Suzuki
patent: 5278140 (1994-01-01), Chaudhari et al.
patent: 5411937 (1995-05-01), Wendt et al.
patent: 5560836 (1996-10-01), Nagaishi
patent: 5598105 (1997-01-01), Kurosawa et al.
patent: 5892243 (1999-04-01), Chan
patent: 5982219 (1999-11-01), Kirichenko
patent: 435452 (1990-11-01), None
patent: 435452 (1990-11-01), None
patent: 57002129 (1982-07-01), None
H. Hasegawa, et al.: A DC-Powered Josephson Logic Family That Uses Hybrid Unlatching Flip-Flop Logic Elemens (Huffles), Dec. 1995; IEEE Transactions on Applied Superconductivity, US, IEEE Inc., New York, vol 5, No. 4, pp. 3504-3510.
P. F. Yuh et al.; “Josephson Edge-Triggered Gates for Sequential Circuits”; IEEE Transactions on applied Superconductivity, US, IEEE Inc., New York, vol 1, No. 1; Mar. 1, 1991; pp. 54-57.
M. Jeffery, et al; “Superconducting complementary Output Switching Logic Operating at 5-10 GB/S”; Applied Physics Letters, US, American Institute of Physics, New York, vol 69, No 18, Oct. 28, 1996; pp. 2746-2748.
K. K. Likharev, et al., “RSFQ Logic/Memory Family: A New Josephson-Junction Technology for Sub-Terahertz-Clock-Frequency Digital Systems,” IEEE Trans. on Appl. Supercon., vol. 1, No. 1, Mar. 1991, pp. 3-28.
O. A. Mukhanov, et al., “New Elements of the RSFQ Logic Family,” IEEE Trans. on Magn., vol. 27, No. 2, Mar. 1991, pp. 2435-2438.
S. V. Polonsky, et al., “New RSFQ Circuits,” Applied Superconductivity Conf., Chicago, Aug. 1992, Report EM-6, 11pgs.

Affiliated with

Also associated with

Rating

Self-clocked complementary logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-clocked complementary logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-clocked complementary logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3197874