Self-bypassing voltage level translator circuit

Details Self-bypassing voltage level translator circuit Self-bypassing voltage level translator circuit

2006-12-05

2006-12-05

Le, Don (Department: 2819)

Electronic digital logic circuitry

Interface

Logic level shifting

C326S038000, C326S081000, C326S083000

Reexamination Certificate

active

07145364

ABSTRACT:
A voltage level translator circuit is selectively operable in one of at least two modes in response to a control signal. In a first mode, the voltage level translator circuit is operative to translate an input signal referenced to a first source providing a first voltage to an output signal referenced to a second source providing a second voltage. In a second mode, the voltage level translator circuit is operative to provide a signal path from an input of the voltage translator circuit to an output thereof without translating the input signal. The control signal is indicative of a difference between the first voltage and the second voltage.

REFERENCES:
patent: 5534798 (1996-07-01), Phillips et al.
patent: 6960953 (2005-11-01), Ichihara
patent: 2003/0141911 (2003-07-01), Steiss et al.

Affiliated with

Also associated with

Rating

Self-bypassing voltage level translator circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-bypassing voltage level translator circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-bypassing voltage level translator circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3713890